Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Move emitRef from Verilog to backend #487

Open
wants to merge 5 commits into
base: master
Choose a base branch
from

Conversation

da-steve101
Copy link
Contributor

Currently not passing the tests as for some test cases are named twice and hence index does not start at 0.
Not sure where this is happening, but seems like it shouldn't be. Any suggestions on where to look?

Removed seemily redundant nameAll as called further down;
Not passing tests as emitRef is called twice in some situations;
Valid code is generated but does not start at T0
@ucbjrl
Copy link
Contributor

ucbjrl commented Aug 12, 2015

I've tried to incorporate these suggestions (and simplify naming - generate names once during nameAll()). Please check branch pr487.

@da-steve101
Copy link
Contributor Author

I don't think T and C should have equivalence. Looking at src/test/resources/MultiClockSuite_Comp_1.v, this verilog is actually unsynthesizable as T0 is used for clock and temporary variable but passes the test.

@ucbjrl
Copy link
Contributor

ucbjrl commented Aug 13, 2015

Good catch Steve. I'll revert the change to TextComparator and add the new output (replacing T0 with C0) as the "success" case (commits 040bb98, 16cf362).

@ucbjrl
Copy link
Contributor

ucbjrl commented Sep 23, 2015

There is interaction between this change and multi-word literals in the C++ backend. I think we need to visit all clients of emitIndex and verify consistent usage (possibly forcing everyone to use Backend.emitRef).

@ghost
Copy link

ghost commented Jan 20, 2016

Can one of the admins verify this patch?

Stephen Tridgell and others added 3 commits January 20, 2016 13:59
Conflicts:
	src/main/scala/Backend.scala
Conflicts:
	src/main/scala/Backend.scala
Don't use T0 for both clock and wire.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants