Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Move emitRef from Verilog to backend #487

Open
wants to merge 5 commits into
base: master
Choose a base branch
from

Commits on Aug 10, 2015

  1. Move emitDef from Verilog to backend;

    Removed seemily redundant nameAll as called further down;
    Not passing tests as emitRef is called twice in some situations;
    Valid code is generated but does not start at T0
    Stephen Tridgell committed Aug 10, 2015
    Configuration menu
    Copy the full SHA
    b14b1d2 View commit details
    Browse the repository at this point in the history

Commits on Aug 11, 2015

  1. Put the first nameAll back in

    Stephen Tridgell committed Aug 11, 2015
    Configuration menu
    Copy the full SHA
    cdec7a0 View commit details
    Browse the repository at this point in the history

Commits on Jan 20, 2016

  1. Merge branch 'master' into nameDeclarations

    Conflicts:
    	src/main/scala/Backend.scala
    Stephen Tridgell committed Jan 20, 2016
    Configuration menu
    Copy the full SHA
    91bf227 View commit details
    Browse the repository at this point in the history

Commits on Mar 6, 2016

  1. Merge branch 'master' into nameDeclarations

    Conflicts:
    	src/main/scala/Backend.scala
    Stephen Tridgell committed Mar 6, 2016
    Configuration menu
    Copy the full SHA
    eb1865e View commit details
    Browse the repository at this point in the history
  2. Update MultiClockSuite_Comp_1.v success code.

    Don't use T0 for both clock and wire.
    ucbjrl authored and Stephen Tridgell committed Mar 6, 2016
    Configuration menu
    Copy the full SHA
    ad9ea28 View commit details
    Browse the repository at this point in the history