Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

ISA DVPLAN for embedded config #1618

Merged
merged 1 commit into from
Nov 12, 2023
Merged

ISA DVPLAN for embedded config #1618

merged 1 commit into from
Nov 12, 2023

Conversation

AyoubJalali
Copy link
Contributor

I add dvplan for embedded version base on STEP1 dvplan :

  1. I change the dvplan's STEP1 name to ISA_CV32A60X
  2. Add cva6 embedded under name ISA_CV326_EMBEDDED That I add Zcb instructions & remove Atomic instructions

@github-actions GitHub Actions
Copy link
Contributor

❌ failed run, report available here.

@JeanRochCoulon JeanRochCoulon merged commit 39d26fb into openhwgroup:master Nov 12, 2023
13 checks passed
@AyoubJalali AyoubJalali deleted the isa-dvplan branch November 13, 2023 07:51
@AyoubJalali AyoubJalali mentioned this pull request Nov 14, 2023
Open
valentinThomazic pushed a commit to ThalesSiliconSecurity/cva6 that referenced this pull request Nov 23, 2023
@JeanRochCoulon
Merge pull request openhwgroup#1618 from spidugu444/riscv-arch-test-pr
37128b4 
Use riscv-arch-test suite to verify CVA6 core
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@jquevremont jquevremont Awaiting requested review from jquevremont jquevremont is a code owner

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@AyoubJalali @JeanRochCoulon