Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Update csr_access_test #37

Open
wants to merge 3 commits into
base: main
Choose a base branch
from
Open

Update csr_access_test #37

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
d5ef816
update 'csr_access_test'
silabs-robin Sep 7, 2023
0172a72
Merge commit 'fe59754f31a4c818d3a0fd025c3e61ee41a7e9c4' into 40x_yaml…
silabs-robin Sep 28, 2023
20186bc
add clic to csr access test
silabs-robin Sep 29, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion regress/cv32e40x_full.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -139,7 +139,7 @@ tests:

cv32e40x_csr_access_test:
description: CSR Access Mode Test
builds: [ uvmt_cv32e40x ]
builds: [ uvmt_cv32e40x_clic ]
dir: cv32e40x/sim/uvmt
cmd: make test TEST=cv32e40x_csr_access_test

Expand Down
7 changes: 6 additions & 1 deletion regress/cv32e40x_rel_check.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -22,6 +22,11 @@ builds:
cmd: make comp_corev-dv comp
dir: cv32e40x/sim/uvmt

uvmt_cv32e40x_clic:
cmd: make comp_corev-dv comp
cfg: clic_default
dir: cv32e40x/sim/uvmt

uvmt_cv32e40x_pma_1:
cmd: make comp_corev-dv comp
cfg: pma_test_cfg_1
Expand Down Expand Up @@ -187,7 +192,7 @@ tests:
cmd: make test TEST=isa_fcov_holes

cv32e40x_csr_access_test:
build: uvmt_cv32e40x
build: uvmt_cv32e40x_clic
description: Randomly generated CSR access test
dir: cv32e40x/sim/uvmt
cmd: make test TEST=cv32e40x_csr_access_test
Expand Down
11 changes: 5 additions & 6 deletions tests/programs/custom/cv32e40x_csr_access_test/README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3,22 +3,21 @@ CSR access test for (a practical subset of) implemented CSRs (i.e. not for the _
Generated from "riscv-dv"'s `scripts/gen_csr_test.py`, via core-v-verif's
`bin/gen_csr_access_test.py`, using the csr yaml definition in the core's repo.

Needs `CFG=clic_default`.

From top-level:
```
python3 ./bin/gen_csr_access_test.py \
./bin/gen_csr_access_test.py \
--core=cv32e40x \
--clint_enable \
--clic_enable \
--i_base_enable \
--m_ext_enable \
--umode_enable \
silabs-robin marked this conversation as resolved.
Show resolved Hide resolved
--zc_enable \
--mhpmcounter_num 0 \
--mhpmcounter_num 1 \
silabs-robin marked this conversation as resolved.
Show resolved Hide resolved
--num_triggers 0 \
--pmp_num_regions 0 \
--output=./cv32e40x/tests/programs/custom/cv32e40x_csr_access_test/ \
--m4
```
The above options were the most applicable at the time of writing and are subject to change.
Note that excluded options and parameters need targeted separate testing.

[comment]: # (TODO:silabs-robin Regen with "--xsecure_enable" etc after iss bugfix and rtl progression)
Loading