Skip to content

Commit

Permalink
llvm: Update baseline to 55890968ac2d297803fa538c2eff66988dbb221f
Browse files Browse the repository at this point in the history
  • Loading branch information
@github-actions
github-actions[bot] committed Oct 8, 2024
1 parent f35dbec commit 1937f37
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion llvm/llvm-project
Submodule llvm-project updated 35 files
+8 −0 clang/docs/AddressSanitizer.rst
+8 −0 clang/docs/HardwareAssistedAddressSanitizerDesign.rst
+8 −0 clang/docs/LeakSanitizer.rst
+8 −0 clang/docs/MemorySanitizer.rst
+8 −0 clang/docs/ThreadSanitizer.rst
+11 −0 clang/docs/UndefinedBehaviorSanitizer.rst
+2 −2 clang/include/clang/Basic/riscv_vector.td
+1 −1 clang/lib/CodeGen/CGExpr.cpp
+28 −0 clang/test/CodeGen/RISCV/rvv-intrinsics-handcrafted/rvv-tuple-utils.c
+7 −0 flang/lib/Optimizer/Builder/IntrinsicCall.cpp
+6 −5 flang/test/Lower/Intrinsics/log.f90
+0 −52 libclc/README.TXT
+67 −0 libclc/README.md
+12 −8 llvm/docs/GwpAsan.rst
+7 −0 llvm/docs/SPIRVUsage.rst
+10 −0 llvm/include/llvm/IR/IntrinsicsSPIRV.td
+4 −3 llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+10 −11 llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp
+47 −0 llvm/lib/Target/SPIRV/SPIRVGlobalRegistry.cpp
+3 −0 llvm/lib/Target/SPIRV/SPIRVGlobalRegistry.h
+39 −9 llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
+152 −102 llvm/lib/Target/X86/X86SelectionDAGInfo.cpp
+27 −29 llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+103 −154 llvm/test/CodeGen/PowerPC/vec-min-max.ll
+23 −23 llvm/test/CodeGen/RISCV/rvv/calling-conv.ll
+58 −0 llvm/test/CodeGen/SPIRV/HlslBufferLoad.ll
+4 −4 llvm/test/CodeGen/X86/memcpy-struct-by-value.ll
+12 −8 llvm/test/CodeGen/X86/memcpy.ll
+30 −42 llvm/test/CodeGen/X86/memset-minsize.ll
+11 −0 llvm/test/CodeGen/X86/memset-vs-memset-inline.ll
+45 −0 llvm/test/CodeGen/X86/memset.ll
+5 −0 mlir/include/mlir/Dialect/Vector/Transforms/VectorRewritePatterns.h
+58 −0 mlir/lib/Dialect/Vector/Transforms/VectorInsertExtractStridedSliceRewritePatterns.cpp
+35 −0 mlir/test/Dialect/Vector/vector-contiguous-extract-strided-slice-to-extract.mlir
+23 −0 mlir/test/lib/Dialect/Vector/TestVectorTransforms.cpp

0 comments on commit 1937f37

Please sign in to comment.