Skip to content

Issues: chipsalliance/sv-tests

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

45 Open 234 Closed
45 Open 234 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Adding opl3_fpga to cores
#5804 opened Jun 9, 2024 by hzeller
UVM-related tests come with undefined package's import
#5798 opened Mar 14, 2024 by ssmolov
1
Yosys SV Support Misrepresented Due to $display
#5082 opened Oct 1, 2023 by sifferman
1
7
Adding svase to tools
#5018 opened Sep 18, 2023 by hzeller
Use standard naming of some binaries (yosys-uhdm, zachjs-sv2v)
#3550 opened Nov 16, 2022 by hzeller
a way to make the Pyhon dependencies more hermetic ?
#3305 opened Sep 25, 2022 by hzeller
Create anchor for sub-tables
#3149 opened Aug 22, 2022 by hzeller
Include column sorting option in URL
#3140 opened Aug 22, 2022 by hzeller
Suggest policy of reviewing failures before accepting new tests
#1871 opened Nov 27, 2021 by wsnyder
3
projf-explore tests are not complete cose
#1870 opened Nov 27, 2021 by wsnyder
Add wav-lpddr-hw to sv-tests
#1723 opened Aug 26, 2021 by alaindargelas
[Feature] adding advanced search
#1700 opened Aug 15, 2021 by Prahitha
@hzeller @Prahitha
2
Problems When Module Parameters are Passed Single Words of a Multi Bit Array in SystemVerilog but not Verilog
#1686 opened Aug 11, 2021 by WhiteNinjaZ
@hzeller @kgugala
3
Pull request "Compared test results" small feature requests enhancement New feature or request good first issue Good for newcomers
#1346 opened Feb 16, 2021 by mithro
7 tasks
1
@ * is valid and should not be excluded in ivtest
#1315 opened Jan 30, 2021 by caryr
14
Non-standard, but defacto standard tests
#1227 opened Dec 20, 2020 by caryr
2
IVL_UVM test suite (minimal) is now available
#1215 opened Dec 18, 2020 by svenka3
1
union versus intersection testing and the testing strategy in general
#1214 opened Dec 17, 2020 by caryr
2
Add RedPitaya to cores import-testsuite Request to import some suite of (System)Verilog code to third_party/ and run.
#970 opened Jul 28, 2020 by hzeller
Cross-check functionality in sv-tests against slang's "Language Support" page
#959 opened Jul 24, 2020 by mithro
Auto-generate a "Language Support" page like slang's for each tool
#958 opened Jul 24, 2020 by mithro
1
make generate-tests fails for earlgrey out of the box
#913 opened Jul 9, 2020 by hzeller
1
Import XilinxUnisimLibrary as a test suite? import-testsuite Request to import some suite of (System)Verilog code to third_party/ and run.
#903 opened Jun 30, 2020 by mithro
@kgugala
5
Publish the history of the reports somewhere enhancement New feature or request
#771 opened Apr 21, 2020 by mithro
@hzeller
4
Blackparrot bp_top test file list as an issue
#701 opened Mar 15, 2020 by alainmarcel
ProTip! Add no:assignee to see everything that’s not assigned.