Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

nrf54h20: add support for fast SPIM12x instances #73545

Conversation

nika-nordic
Copy link
Collaborator

No description provided.

Memory region defined in devicetree can have attributes
that are not intended to be parsed by MPU library,
but might be valid for other components.

Signed-off-by: Nikodem Kastelik <[email protected]>
@zephyrbot
Copy link
Collaborator

zephyrbot commented May 30, 2024

The following west manifest projects have been modified in this Pull Request:

Name Old Revision New Revision Diff
hal_nordic zephyrproject-rtos/hal_nordic@fc02d66 zephyrproject-rtos/hal_nordic@f311735 (master) zephyrproject-rtos/[email protected]

Note: This message is automatically posted and updated by the Manifest GitHub Action.

@zephyrbot zephyrbot added manifest manifest-hal_nordic DNM This PR should not be merged (Do Not Merge) labels May 30, 2024
@nika-nordic nika-nordic force-pushed the add_fast_spim_nrf54h_zephyrupstream branch 4 times, most recently from 17b2931 to f744a67 Compare June 3, 2024 17:16
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
This memory region is used for not only but also DMA transfers
of the fast peripherals.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
Fast SPIM instances must not have CLOCKPIN setting applied to MOSI.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
…nc test case

In test cases checking async API, use async API
for both controller and peripheral devices.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
Chip Select signal must be deactivated only after transaction
is finalized. In async case this means it cannot be done from
`transceive` call context, as this context is left as soon as
transfer is initialized.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
Updated hal_nordic revision brings update to nrfx SPIM driver,
allowing external configuration of ENABLE register needed
to mitigate SPI bus glitches when using CTRLSEL pins.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
SPIM12x instances can perform DMA only from memory region
that is cacheable by default.
SPIM12x instances pins are configured via CTRLSEL mechanism,
which prevents the GPIO registers from ensuring correct bus
state when peripheral does not drive the bus lines.
External configuration of SPIM12x ENABLE register fixes this issue.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
… features

SPI is now supported on nRF54H20 PPR CPU.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
anangl pushed a commit to nrfconnect/sdk-zephyr that referenced this pull request Jun 5, 2024
SPIM12x have more capabilities than SPIM13x,
so it should be tested separately.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
@carlescufi carlescufi assigned anangl and unassigned tbursztyka Jun 5, 2024
@fabiobaltieri fabiobaltieri merged commit 23b4706 into zephyrproject-rtos:main Jun 5, 2024
33 of 34 checks passed
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
Memory region defined in devicetree can have attributes
that are not intended to be parsed by MPU library,
but might be valid for other components.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit b5d3b1f)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
This memory region is used for not only but also DMA transfers
of the fast peripherals.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit f4ff637)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
Fast SPIM instances must not have CLOCKPIN setting applied to MOSI.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit a313fba)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
…nc test case

In test cases checking async API, use async API
for both controller and peripheral devices.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit 83acb95)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
Chip Select signal must be deactivated only after transaction
is finalized. In async case this means it cannot be done from
`transceive` call context, as this context is left as soon as
transfer is initialized.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit 14ea490)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
Updated hal_nordic revision brings update to nrfx SPIM driver,
allowing external configuration of ENABLE register needed
to mitigate SPI bus glitches when using CTRLSEL pins.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit f74e796)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
SPIM12x instances can perform DMA only from memory region
that is cacheable by default.
SPIM12x instances pins are configured via CTRLSEL mechanism,
which prevents the GPIO registers from ensuring correct bus
state when peripheral does not drive the bus lines.
External configuration of SPIM12x ENABLE register fixes this issue.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit 590a1d1)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
… features

SPI is now supported on nRF54H20 PPR CPU.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit 0b44283)
anangl pushed a commit to anangl/sdk-zephyr that referenced this pull request Jul 1, 2024
SPIM12x have more capabilities than SPIM13x,
so it should be tested separately.

Upstream PR: zephyrproject-rtos/zephyr#73545

Signed-off-by: Nikodem Kastelik <[email protected]>
(cherry picked from commit 0741603)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.