Add rt1180 flexspi support #150950
Annotations
1 error, 1 warning, and 3 notices
Run Compliance Tests
Process completed with exit code 1.
|
check-warns:
ClangFormat.txt#L1
See https://docs.zephyrproject.org/latest/contribute/guidelines.html#clang-format for more details.
You may want to run clang-format on this change:
-#if (defined(CONFIG_SOC_SERIES_IMXRT11XX) || defined(CONFIG_SOC_SERIES_IMXRT118X)) \
- && defined(CONFIG_MEMC_MCUX_FLEXSPI)
+#if (defined(CONFIG_SOC_SERIES_IMXRT11XX) || defined(CONFIG_SOC_SERIES_IMXRT118X)) && \
+ defined(CONFIG_MEMC_MCUX_FLEXSPI)
File:drivers/clock_control/clock_control_mcux_ccm_rev2.c
Line:252
You may want to run clang-format on this change:
- root = CLOCK_GetRootClockSource(flexspi_clk,
- CLOCK_GetRootClockMux(flexspi_clk));
+ root = CLOCK_GetRootClockSource(flexspi_clk, CLOCK_GetRootClockMux(flexspi_clk));
File:soc/nxp/imxrt/imxrt118x/flexspi.c
Line:39
You may want to run clang-format on this change:
-#if !(DT_NODE_HAS_COMPAT(DT_CHOSEN(zephyr_flash), nxp_imx_flexspi_nor)) && \
+#if !(DT_NODE_HAS_COMPAT(DT_CHOSEN(zephyr_flash), nxp_imx_flexspi_nor)) && \
File:soc/nxp/imxrt/imxrt118x/soc.c
Line:305
|
Run Compliance Tests:
drivers/clock_control/clock_control_mcux_ccm_rev2.c#L252
drivers/clock_control/clock_control_mcux_ccm_rev2.c:252
-#if (defined(CONFIG_SOC_SERIES_IMXRT11XX) || defined(CONFIG_SOC_SERIES_IMXRT118X)) \
- && defined(CONFIG_MEMC_MCUX_FLEXSPI)
+#if (defined(CONFIG_SOC_SERIES_IMXRT11XX) || defined(CONFIG_SOC_SERIES_IMXRT118X)) && \
+ defined(CONFIG_MEMC_MCUX_FLEXSPI)
|
Run Compliance Tests:
soc/nxp/imxrt/imxrt118x/flexspi.c#L39
soc/nxp/imxrt/imxrt118x/flexspi.c:39
- root = CLOCK_GetRootClockSource(flexspi_clk,
- CLOCK_GetRootClockMux(flexspi_clk));
+ root = CLOCK_GetRootClockSource(flexspi_clk, CLOCK_GetRootClockMux(flexspi_clk));
|
Run Compliance Tests:
soc/nxp/imxrt/imxrt118x/soc.c#L305
soc/nxp/imxrt/imxrt118x/soc.c:305
-#if !(DT_NODE_HAS_COMPAT(DT_CHOSEN(zephyr_flash), nxp_imx_flexspi_nor)) && \
+#if !(DT_NODE_HAS_COMPAT(DT_CHOSEN(zephyr_flash), nxp_imx_flexspi_nor)) && \
|
Loading