Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[PMP] add support for NA4 and NAPOT modes #566

Merged
merged 6 commits into from
Apr 1, 2023
Merged

[PMP] add support for NA4 and NAPOT modes #566

merged 6 commits into from
Apr 1, 2023

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Apr 1, 2023

  • ✨ add support for NA4 (naturally aligned power-of-two region, 4 byte wide) and NAPOT (naturally aligned power-of-two region, larger than 4 bytes) to the processor's physical memory protection system - PMP is now full spec-compliant
  • ⚠️ change behavior of neorv32_cpu_pmp_configure_region() function

@stnolting stnolting added enhancement New feature or request risc-v compliance Modification to comply with official RISC-V specs. HW Hardware-related labels Apr 1, 2023
@stnolting stnolting self-assigned this Apr 1, 2023
@stnolting stnolting changed the title [rtl] PMP: add support for NA4 and NAPOT modes [PMP] add support for NA4 and NAPOT modes Apr 1, 2023
@stnolting
Copy link
Owner Author

I am locking for a real-world application to further test the PMP system. A test suite for RISCOF is on its way (riscv-non-isa/riscv-arch-test#284) but this is still work-in-progress. So if anyone has an idea or even a complete test setup, it would be really great if you could share it 👍

@stnolting stnolting marked this pull request as ready for review April 1, 2023 11:28
@stnolting stnolting merged commit 3214f30 into main Apr 1, 2023
@stnolting stnolting deleted the pmp_update branch April 1, 2023 12:55
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request HW Hardware-related risc-v compliance Modification to comply with official RISC-V specs.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant