Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[github workflow] remove packages #1085

Merged
merged 2 commits into from
Nov 1, 2024
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
61 changes: 31 additions & 30 deletions .github/workflows/Processor.yml
Original file line number Diff line number Diff line change
Expand Up @@ -17,24 +17,9 @@ on:

jobs:

Software:
sim_default_tb:
runs-on: ubuntu-latest
container: ghcr.io/stnolting/neorv32/sim

steps:

- name: '🧰 Repository Checkout'
uses: actions/checkout@v4

- name: '⚙️ Build Software Framework Tests'
run: |
make -C sw/example/processor_check check
make -C sw/example clean_all exe
make -C sw/bootloader clean_all info bootloader

Default_TB:
runs-on: ubuntu-latest
name: 'Default testbench'
name: 'processor simulation'
strategy:
fail-fast: false
matrix:
Expand All @@ -47,16 +32,32 @@ jobs:
- name: '🧰 Repository Checkout'
uses: actions/checkout@v4

- name: '🚧 Build and install software; then simulate with shell script'
uses: docker://ghcr.io/stnolting/neorv32/sim
# Redirect UART0 TX to text.io simulation output via <UARTx_SIM_MODE> user flags
with:
args: >-
make -C sw/example/${{ matrix.example }}
clean_all
USER_FLAGS+="-DUART0_SIM_MODE -DUART1_SIM_MODE -flto"
EFFORT=-Os
MARCH=rv32ima_zicsr_zifencei
info
all
sim-check
- name: '📦 Install RISC-V GCC'
run: |
wget -q https://github.com/stnolting/riscv-gcc-prebuilt/releases/download/rv32i-131023/riscv32-unknown-elf.gcc-13.2.0.tar.gz
mkdir $GITHUB_WORKSPACE/riscv-gcc
tar -xzf riscv32-unknown-elf.gcc-13.2.0.tar.gz -C $GITHUB_WORKSPACE/riscv-gcc
echo $GITHUB_WORKSPACE/riscv-gcc/bin >> $GITHUB_PATH

- name: '📦 Install GHDL'
uses: ghdl/setup-ghdl-ci@nightly

- name: '🔍 Check tools'
run: |
riscv32-unknown-elf-gcc -v
ghdl -v

- name: '⚙️ Build Software Framework Tests'
run: |
make -C sw/example/processor_check check
make -C sw/example clean_all exe
make -C sw/bootloader clean_all info bootloader

- name: '🚧 Compile executable and run simulation'
run: |
make -C sw/example/${{ matrix.example }} \
USER_FLAGS+="-DUART0_SIM_MODE -DUART1_SIM_MODE" \
clean_all \
info \
all \
sim-check
Loading