Skip to content

🧪 convert VHDL memory images into full-scale VHDL packages #4870

🧪 convert VHDL memory images into full-scale VHDL packages

🧪 convert VHDL memory images into full-scale VHDL packages #4870

Triggered via pull request November 1, 2024 12:44
Status Success
Total duration 1m 0s
Artifacts 2

Documentation.yml

on: pull_request
SW Framework
14s
SW Framework
Datasheet
51s
Datasheet
Deploy to Releases and Pages
0s
Deploy to Releases and Pages
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
NEORV32
3.32 MB
NEORV32-Doxygen
1.19 MB