[rtl] minor RTL edits #2752
Workflow file for this run
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| name: Processor | |
| on: | |
| push: | |
| paths: | |
| - 'rtl/**' | |
| - 'sw/**' | |
| - 'sim/**' | |
| - '.github/workflows/Processor.yml' | |
| pull_request: | |
| paths: | |
| - 'rtl/**' | |
| - 'sw/**' | |
| - 'sim/**' | |
| - '.github/workflows/Processor.yml' | |
| workflow_dispatch: | |
| jobs: | |
| Software: | |
| runs-on: ubuntu-latest | |
| container: ghcr.io/stnolting/neorv32/sim | |
| steps: | |
| - name: '🧰 Repository Checkout' | |
| uses: actions/checkout@v4 | |
| - name: '⚙️ Build Software Framework Tests' | |
| run: | | |
| make -C sw/example/processor_check check | |
| make -C sw/example clean_all exe | |
| make -C sw/bootloader clean_all info bootloader | |
| Simple: | |
| runs-on: ubuntu-latest | |
| name: 'Simple testbench' | |
| strategy: | |
| fail-fast: false | |
| matrix: | |
| example: | |
| - processor_check | |
| - hello_world | |
| steps: | |
| - name: '🧰 Repository Checkout' | |
| uses: actions/checkout@v4 | |
| - name: '🚧 Build and install software; then simulate with shell script' | |
| uses: docker://ghcr.io/stnolting/neorv32/sim | |
| # Redirect UART0 TX to text.io simulation output via <UARTx_SIM_MODE> user flags | |
| with: | |
| args: >- | |
| make -C sw/example/${{ matrix.example }} | |
| clean_all | |
| USER_FLAGS+="-DUART0_SIM_MODE -DUART1_SIM_MODE -flto" | |
| EFFORT=-Os | |
| MARCH=rv32ima_zicsr_zifencei | |
| info | |
| all | |
| sim-check | |
| VUnit: | |
| runs-on: ubuntu-latest | |
| steps: | |
| - name: '🧰 Repository Checkout' | |
| uses: actions/checkout@v4 | |
| - name: '⚙️ Build and install Processor Check software' | |
| uses: docker://ghcr.io/stnolting/neorv32/sim | |
| with: | |
| args: >- | |
| make -C sw/example/processor_check | |
| clean_all | |
| USER_FLAGS+=-DUART0_SIM_MODE | |
| USER_FLAGS+=-DSUPPRESS_OPTIONAL_UART_PRINT | |
| USER_FLAGS+=-flto | |
| MARCH=rv32imac_zicsr_zifencei | |
| info | |
| all | |
| - name: '📤 Archive Processor Check application image' | |
| uses: actions/upload-artifact@v4 | |
| with: | |
| name: application | |
| path: rtl/core/neorv32_application_image.vhd | |
| - name: '🚧 Run Processor Hardware Tests with VUnit' | |
| uses: VUnit/vunit_action@master | |
| with: | |
| image: ghcr.io/stnolting/neorv32/sim | |
| cmd: ./sim/run.py --ci-mode -v |