Skip to content

CV32E40X Design-Verification environment

Notifications You must be signed in to change notification settings

silabs-robin/cv32e40x-dv

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

CV32E40X: Verification Environment for the CV32E40X CORE-V processor core.

Directories:

  • bsp: the "board support package" for test-programs compiled/assembled/linked for the CV32E40X. This BSP is used by both the core testbench and the uvmt UVM verification environment.
  • env: the UVM environment class and its associated infrastrucutre.
  • sim: directory where you run the simulations.
  • fv: directory where you run formal verification.
  • tb: the Testbench module that instanitates the core.
  • tests: this is where all the testcases are.

There are README files in each directory with additional information.

About

CV32E40X Design-Verification environment

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Assembly 68.7%
  • C 15.0%
  • SystemVerilog 14.5%
  • Makefile 0.7%
  • Tcl 0.5%
  • Python 0.4%
  • Other 0.2%