Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

feat(soc): add 3 peripherals. #11

Merged
merged 1 commit into from
Oct 6, 2024
Merged

feat(soc): add 3 peripherals. #11

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
36 changes: 25 additions & 11 deletions allwinner-rt/src/soc/d1.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,34 +7,45 @@ use embedded_time::rate::Extensions;
pub struct Peripherals<'a> {
/// General Purpose Input/Output peripheral.
pub gpio: Pads<'a>,
/// Clock control unit peripheral.
pub ccu: CCU,
/// Universal Asynchronous Receiver/Transmitter 0.
pub uart0: UART0,
/// Serial Peripheral Interface peripheral 0.
pub spi0: SPI0,
/// Common control peripheral of DDR SDRAM.
pub com: COM,
/// Memory controller physical layer (PHY) of DDR SDRAM.
pub phy: PHY,
/// Clock control unit peripheral.
pub ccu: CCU,
/// SD/MMC Host Controller peripheral 0.
pub smhc0: SMHC0,
/// SD/MMC Host Controller peripheral 1.
pub smhc1: SMHC1,
/// SD/MMC Host Controller peripheral 2.
pub smhc2: SMHC2,
/// Serial Peripheral Interface peripheral 0.
pub spi0: SPI0,
/// Platform-local Interrupt Controller.
pub plic: PLIC,
}

soc! {
/// General Purpose Input/Output peripheral.
pub struct GPIO => 0x02000000, allwinner_hal::gpio::RegisterBlock;
/// Clock control unit peripheral.
pub struct CCU => 0x02001000, allwinner_hal::ccu::RegisterBlock;
/// Universal Asynchronous Receiver/Transmitter 0.
pub struct UART0 => 0x02500000, allwinner_hal::uart::RegisterBlock;
/// Serial Peripheral Interface peripheral 0.
pub struct SPI0 => 0x04025000, allwinner_hal::spi::RegisterBlock;
/// Common control peripheral of DDR SDRAM.
pub struct COM => 0x03102000, allwinner_hal::com::RegisterBlock;
/// Memory controller physical layer (PHY) of DDR SDRAM.
pub struct PHY => 0x03103000, allwinner_hal::phy::RegisterBlock;
/// Clock control unit peripheral.
pub struct CCU => 0x02001000, allwinner_hal::ccu::RegisterBlock;

/// SD/MMC Host Controller peripheral 0.
pub struct SMHC0 => 0x04020000, allwinner_hal::smhc::RegisterBlock;
/// SD/MMC Host Controller peripheral 1.
pub struct SMHC1 => 0x04021000, allwinner_hal::smhc::RegisterBlock;
/// SD/MMC Host Controller peripheral 2.
pub struct SMHC2 => 0x04022000, allwinner_hal::smhc::RegisterBlock;
/// Serial Peripheral Interface peripheral 0.
pub struct SPI0 => 0x04025000, allwinner_hal::spi::RegisterBlock;
/// Platform-local Interrupt Controller.
pub struct PLIC => 0x10000000, plic::Plic;
}
Expand Down Expand Up @@ -134,11 +145,14 @@ pub fn __rom_init_params() -> (Peripherals<'static>, Clocks) {
pg17: unsafe { Disabled::__new(&_GPIO) },
pg18: unsafe { Disabled::__new(&_GPIO) },
},
ccu: CCU { _private: () },
uart0: UART0 { _private: () },
spi0: SPI0 { _private: () },
com: COM { _private: () },
phy: PHY { _private: () },
ccu: CCU { _private: () },
smhc0: SMHC0 { _private: () },
smhc1: SMHC1 { _private: () },
smhc2: SMHC2 { _private: () },
spi0: SPI0 { _private: () },
plic: PLIC { _private: () },
};
let clocks = Clocks {
Expand Down