Skip to content

Actions: rsnikhil/sail-riscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
46 workflow runs
46 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Merge branch 'riscv:master' into master CI #11: Commit b6ce2c9 pushed by rsnikhil
December 12, 2023 00:26 24m 36s master
master
December 12, 2023 00:26 24m 36s
Publish test results Publish test results #10: completed by rsnikhil
December 12, 2023 00:25 20s
December 12, 2023 00:25 20s
Fix a trailing whitespace CI #10: Commit 25f4502 pushed by rsnikhil
December 12, 2023 00:01 24m 24s master
master
December 12, 2023 00:01 24m 24s
Publish test results Publish test results #9: completed by rsnikhil
December 11, 2023 23:03 16s
December 11, 2023 23:03 16s
In riscv_vmem.sail, recoded 8 LSBs of PTE (D,A,G,U,X,W,R,V) as a Sail… CI #9: Commit 3ec6e19 pushed by rsnikhil
December 11, 2023 23:02 38s master
master
December 11, 2023 23:02 38s
Publish test results Publish test results #8: completed by rsnikhil
December 6, 2023 15:15 24s
December 6, 2023 15:15 24s
Further tweaks based on recent comments on PR #365 CI #8: Commit 98351d2 pushed by rsnikhil
December 6, 2023 14:49 25m 14s master
master
December 6, 2023 14:49 25m 14s
Publish test results Publish test results #7: completed by rsnikhil
December 5, 2023 20:39 22s
December 5, 2023 20:39 22s
In riscv_vmem{_tlb}.sail, more style improvements based on comments i… CI #7: Commit ded1c57 pushed by rsnikhil
December 5, 2023 20:14 24m 35s master
master
December 5, 2023 20:14 24m 35s
Publish test results Publish test results #6: completed by rsnikhil
December 5, 2023 03:57 16s
December 5, 2023 03:57 16s
Formatting tweaks in riscv_vmem.sail and riscv_vmem_tlb.sail CI #6: Commit 62a7e41 pushed by rsnikhil
December 5, 2023 03:31 25m 57s master
master
December 5, 2023 03:31 25m 57s
Publish test results Publish test results #5: completed by rsnikhil
December 5, 2023 02:15 24s
December 5, 2023 02:15 24s
In riscv_vmem.sail, simplified/cleaned up is_valid_vAddr CI #5: Commit 8b39fca pushed by rsnikhil
December 5, 2023 01:48 27m 23s master
master
December 5, 2023 01:48 27m 23s
Publish test results Publish test results #4: completed by rsnikhil
December 4, 2023 22:13 19s
December 4, 2023 22:13 19s
Tweak; removed some redundant stuff in SV_Params in riscv_vmem.sail CI #4: Commit 14f4e6e pushed by rsnikhil
December 4, 2023 21:43 29m 24s master
master
December 4, 2023 21:43 29m 24s
Publish test results Publish test results #3: completed by rsnikhil
December 4, 2023 19:36 18s
December 4, 2023 19:36 18s
Updates (mostly stylistic) based on comments on PR on 91efb546 CI #3: Commit 225b9cf pushed by rsnikhil
December 4, 2023 19:10 25m 56s master
master
December 4, 2023 19:10 25m 56s
Publish test results Publish test results #2: completed by rsnikhil
December 1, 2023 20:25 17s
December 1, 2023 20:25 17s
Publish test results Publish test results #1: completed by rsnikhil
December 1, 2023 20:25 18s
December 1, 2023 20:25 18s
CI CI #2: Manually run by rsnikhil
December 1, 2023 20:00 25m 1s master
master
December 1, 2023 20:00 25m 1s
CI CI #1: Manually run by rsnikhil
December 1, 2023 20:00 25m 41s master
master
December 1, 2023 20:00 25m 41s