Skip to content

Commit

Permalink
Basic support for riscv (eurecom-s3#42)
Browse files Browse the repository at this point in the history
* Basic support for riscv
* Add build of SymQEMU for Risc-V in Dockerfile

---------

Co-authored-by: Vlada Logunova <[email protected]>
  • Loading branch information
aurelf and Antwy committed Mar 21, 2024
1 parent f3c88c4 commit 1f7ebeb
Show file tree
Hide file tree
Showing 3 changed files with 10 additions and 1 deletion.
2 changes: 1 addition & 1 deletion Dockerfile
Original file line number Diff line number Diff line change
Expand Up @@ -32,7 +32,7 @@ RUN ./configure \
--disable-opengl \
--disable-virglrenderer \
--disable-werror \
--target-list=x86_64-linux-user \
--target-list=x86_64-linux-user,riscv64-linux-user \
--enable-debug \
--symcc-source=/symcc \
--symcc-build=/symcc/build
Expand Down
7 changes: 7 additions & 0 deletions target/riscv/cpu.c
Original file line number Diff line number Diff line change
Expand Up @@ -37,6 +37,9 @@
#include "tcg/tcg-cpu.h"
#include "tcg/tcg.h"

#define SymExpr void*
#include "RuntimeCommon.h"

/* RISC-V CPU definitions */
static const char riscv_single_letter_exts[] = "IEMAFDQCPVH";
const uint32_t misa_bits[] = {RVI, RVE, RVM, RVA, RVF, RVD, RVV,
Expand Down Expand Up @@ -1213,6 +1216,10 @@ static void riscv_cpu_post_init(Object *obj)

static void riscv_cpu_init(Object *obj)
{
RISCVCPU *cpu = RISCV_CPU(obj);
memset(cpu->env_exprs, 0, sizeof(cpu->env_exprs));
_sym_register_expression_region(cpu->env_exprs, sizeof(cpu->env_exprs));

#ifndef CONFIG_USER_ONLY
qdev_init_gpio_in(DEVICE(obj), riscv_cpu_set_irq,
IRQ_LOCAL_MAX + IRQ_LOCAL_GUEST_MAX);
Expand Down
2 changes: 2 additions & 0 deletions target/riscv/cpu.h
Original file line number Diff line number Diff line change
Expand Up @@ -424,6 +424,8 @@ struct ArchCPU {
CPUState parent_obj;

CPURISCVState env;
/* space for symbolic expressions corresponding to env */
void *env_exprs[512 + 1]; /* TCG_MAX_TEMPS + 1 (for NULL) */

char *dyn_csr_xml;
char *dyn_vreg_xml;
Expand Down

0 comments on commit 1f7ebeb

Please sign in to comment.