-
Notifications
You must be signed in to change notification settings - Fork 643
Pull requests: riscv/riscv-isa-manual
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Fix list of vector crypto extensions that require SEW=64
#1697
opened Oct 25, 2024 by
ebiggers
Loading…
[vector crypto] Clarifying mandate for vector register index alignment to LMUL/EMUL
#1653
opened Sep 26, 2024 by
nibrunieAtSi5
Loading…
Makefile changes to include Highlighter Sail
#1608
opened Aug 22, 2024 by
AlfredoRodrigues4
Loading…
Specify the interaction between CSRRS/C and "reads as" bits
#1581
opened Aug 6, 2024 by
Timmmm
Loading…
Clarify that misaligned atomicity granule PMA applies to the compress…
#1557
opened Jul 24, 2024 by
romanheros
Loading…
Define format of memory-mapped msip register
Privileged Architecture v1.14
#1541
opened Jul 17, 2024 by
aswaterman
Loading…
[AdditionalVectorCrypto] adding section on addition vector crypto extensions
#1306
opened Mar 28, 2024 by
nibrunieAtSi5
•
Draft
8 of 13 tasks
ProTip!
Updated in the last three days: updated:>2024-11-08.