Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add yaml file for CI, other fixes #105

Merged
merged 10 commits into from
Feb 22, 2024
Merged

Conversation

Sowmya3062
Copy link
Collaborator

@Sowmya3062 Sowmya3062 commented Feb 7, 2024

-Add test-1.yml for CI
-Add hardcoded register testcases to dataset.cgf and rv32im.cgf (missing coverage in the division testcases riscv-non-isa/riscv-arch-test#306)
-Update in generator.py- The missing coverage of hard coded register testcases will be taken care of only if a hard coded register is assigned in the op_comb node of a coverpoint of an instruction.
-Add 'warning' as a verbose level in main.py
-Update 'opcode' to 'mnemonics' in the cgf files
-Define rs1_val_data for c.ldsp in imc.yaml
-Define rs1_val_data and rs2_val_data for instructions from zicfiss.cgf in template.yaml

@Sowmya3062 Sowmya3062 closed this Feb 20, 2024
@Sowmya3062 Sowmya3062 reopened this Feb 20, 2024
@neelgala neelgala merged commit f93aef3 into riscv-software-src:dev Feb 22, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants