target/riscv: Adding register tables to make register names consiste

target/riscv: Adding register tables to make register names consiste #285