Skip to content
ci

ci #1946

Sign in to view logs

ci

ci #1946

Triggered via schedule October 12, 2024 02:22
@SamuelRiedelSamuelRiedel
⁠ 7c4b38e
main
Status Success
Total duration 5m 35s
Artifacts –

ci.yml

on: schedule
tc-gcc
24s
tc-gcc
riscv-isa-sim
6s
riscv-isa-sim
tc-llvm
56s
tc-llvm
verilator
7s
verilator
check-control-registers
20s
check-control-registers
check-opcodes
4s
check-opcodes
Matrix: build-apps-gcc
check-bootrom
12s
check-bootrom
Matrix: build-apps-llvm
tc-halide
13s
tc-halide
Matrix: verilator-model
Matrix: build-apps-halide
Matrix: run-apps-gcc
Matrix: run-apps-llvm
unit-test
2m 5s
unit-test
Matrix: run-apps-halide
clean-up
2s
clean-up
Matrix: clean-up-compile-runs
Fit to window
Zoom out
Zoom in