Skip to content

Commit

Permalink
Release v0.6.0
Browse files Browse the repository at this point in the history
  • Loading branch information
thommythomaso committed Mar 11, 2024
1 parent ebc9848 commit 88e86a2
Show file tree
Hide file tree
Showing 3 changed files with 67 additions and 2 deletions.
12 changes: 11 additions & 1 deletion CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@ All notable changes to this project will be documented in this file.
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)
and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.html).

## Unreleased
## 0.6.0 - 2024-03-11

### Fixed

Expand All @@ -16,11 +16,21 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.
- Update descriptor-based frontend [#18](https://github.com/pulp-platform/iDMA/pull/18),
[#26](https://github.com/pulp-platform/iDMA/pull/26)
- Update tracer to the multiprotocol version of iDMA [#8](https://github.com/pulp-platform/iDMA/pull/8)
- Modified `init` protocol to support writes to implement the `simple FIFO` interface
- Update `inst64` frontend, add changes from Occamy, and update to newest backend version
- Upstream resources and update dependencies

### Added
- Add true multiprotocol capabilities to iDMA using MARIO [#22](https://github.com/pulp-platform/iDMA/pull/22)
- Add multiple default protocols next to AXI read/write:
- AXI read, OBI write
- OBI read, AXI write
- AXI and AXI Stream read/write
- OBI read, AXI write, Init read/write
- AXI read, OBI and Init read/write
- Add RT midend [#24](https://github.com/pulp-platform/iDMA/pull/24)
- Add Mempool midend [#34](https://github.com/pulp-platform/iDMA/pull/34)
- Add `retarget.py` Python script to transform patterns to new protocol configurations

## 0.5.1 - 2023-10-21

Expand Down
55 changes: 55 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -233,6 +233,24 @@ The following systems/publications make use of iDMA:
</details>


<details>
<summary><b>Protego: A Low-Overhead Open-Source I/O Physical Memory Protection Unit for RISC-V</b></summary>
<p>

```
@inproceedings{wistoff2023protego,
title={Protego: A Low-Overhead Open-Source I/O Physical Memory Protection Unit for RISC-V},
author={Wistoff, Nils and Kuster, Andreas and Rogenmoser, Michael and Balas, Robert and Schneider, Moritz and Benini, Luca},
booktitle={Proceedings of the 1st Safety and Security in Heterogeneous Open System-on-Chip Platforms Workshop (SSH-SoC 2023)},
year={2023},
organization={SSH-SoC}
}
```

</p>
</details>


<details>
<summary><b>OSMOSIS: Enabling Multi-Tenancy in Datacenter SmartNICs</b></summary>
<p>
Expand All @@ -252,6 +270,43 @@ The following systems/publications make use of iDMA:
</details>


<details>
<summary><b>”Interrupting” the Status Quo: A First Glance at the RISC-V Advanced Interrupt Architecture (AIA)</b></summary>
<p>

```
@article{marques2024interrupting,
title={" Interrupting" the Status Quo: A First Glance at the RISC-V Advanced Interrupt Architecture (AIA)},
author={Marques, Francisco and Rodr{\'\i}guez, Manuel and S{\'a}, Bruno and Pinto, Sandro},
journal={IEEE Access},
year={2024},
publisher={IEEE}
}
```

</p>
</details>


<details>
<summary><b>AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs</b></summary>
<p>

```
@misc{benz2023axirealm,
title={AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs},
author={Thomas Benz and Alessandro Ottaviano and Robert Balas and Angelo Garofalo and Francesco Restuccia and Alessandro Biondi and Luca Benini},
year={2023},
eprint={2311.09662},
archivePrefix={arXiv},
primaryClass={cs.AR}
}
```

</p>
</details>


## License
iDMA is released under Solderpad v0.51 (SHL-0.51) see [`LICENSE`](LICENSE):

Expand Down
2 changes: 1 addition & 1 deletion VERSION
Original file line number Diff line number Diff line change
@@ -1 +1 @@
0.6.0-beta
0.6.0

0 comments on commit 88e86a2

Please sign in to comment.