New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add program, package and interface to systemverilog scopes #888

Merged

raven42 merged 1 commit into preservim:master from tarikgraba:master

Jul 27, 2024

Contributor

tarikgraba commented Jul 27, 2024

Adds additional scopes to systemverilog

program is a kind of module for testbenches
- https://www.chipverify.com/systemverilog/systemverilog-program-block
package for definition scopes
- https://www.chipverify.com/systemverilog/systemverilog-package
interface which encapsulates signals, tasks...
- https://www.chipverify.com/systemverilog/systemverilog-interface


          Add program, package and interface to systemverilog scopes

6e76d2e

raven42 approved these changes

View reviewed changes

raven42 merged commit bc087d8 into preservim:master

5 checks passed

Collaborator

raven42 commented Jul 27, 2024

Thanks for the contribution!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet