Skip to content

@AlSaqr-platform AlSaqr-platform

Change the repository type filter

All

    Repositories list

    62 repositories

    • he-soc

      Public
      C
      •
      Other
      •7•33•0•2•Updated Nov 4, 2024Nov 4, 2024

    • opentitan

      Public
      OpenTitan: Open source silicon root of trust
      SystemVerilog
      •
      Apache License 2.0
      •770•0•0•1•Updated Oct 30, 2024Oct 30, 2024

    • hyper_bus

      Public
      VHDL
      •0•0•0•0•Updated Oct 29, 2024Oct 29, 2024

    • cva6

      Public
      The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
      Assembly
      •
      Other
      •687•0•0•0•Updated Oct 25, 2024Oct 25, 2024

    • axi_llc

      Public
      SystemVerilog
      •
      Other
      •15•0•0•0•Updated Oct 24, 2024Oct 24, 2024

    • riscv-aia

      Public
      AIA IP compliant with the RISC-V AIA spec
      SystemVerilog
      •
      Apache License 2.0
      •7•0•0•0•Updated Oct 15, 2024Oct 15, 2024

    • riscv-iopmp

      Public
      IOPMP IP
      SystemVerilog
      •
      Apache License 2.0
      •2•0•0•1•Updated Oct 15, 2024Oct 15, 2024

    • riscv-iommu

      Public
      IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
      SystemVerilog
      •
      Apache License 2.0
      •14•0•0•0•Updated Oct 15, 2024Oct 15, 2024

    • pulp_cluster

      Public
      The multi-core cluster of a PULP system.
      SystemVerilog
      •
      Other
      •21•0•0•1•Updated Oct 11, 2024Oct 11, 2024

    • hier-icache

      Public
      SystemVerilog
      •
      Other
      •10•0•0•0•Updated Oct 7, 2024Oct 7, 2024

    • iDMA

      Public
      A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
      SystemVerilog
      •
      Other
      •28•0•0•0•Updated Sep 27, 2024Sep 27, 2024

    • riscv_nn

      Public
      SystemVerilog
      •
      Other
      •1•3•0•0•Updated Sep 26, 2024Sep 26, 2024

    • ibex

      Public
      Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
      SystemVerilog
      •
      Apache License 2.0
      •543•0•0•0•Updated Sep 17, 2024Sep 17, 2024

    • fpu_interco

      Public
      SystemVerilog
      •
      Other
      •5•0•0•0•Updated Jul 26, 2024Jul 26, 2024

    • cva6-sdk

      Public
      CVA6 SDK containing RISC-V tools and Buildroot
      Makefile
      •65•0•0•0•Updated Jul 22, 2024Jul 22, 2024

    • opensbi

      Public
      RISC-V Open Source Supervisor Binary Interface
      C
      •
      Other
      •507•0•0•0•Updated Jul 22, 2024Jul 22, 2024

    • Splash-3

      Public
      The Splash-3 benchmark suite
      GLSL
      •26•0•0•0•Updated Jul 16, 2024Jul 16, 2024

    • CHERI-Litmus

      Public
      A tool to run litmus tests on bare-metal hardware
      C
      •
      Other
      •12•0•0•0•Updated Jun 10, 2024Jun 10, 2024

    • Shaheen_PCB

      Public
      HTML
      •
      Other
      •0•0•0•0•Updated May 29, 2024May 29, 2024

    • culsans

      Public
      Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
      C
      •10•0•0•0•Updated May 22, 2024May 22, 2024

    • ace

      Public
      SystemVerilog
      •4•0•0•0•Updated Apr 26, 2024Apr 26, 2024

    • ethernet

      Public
      Ethernet for Al Saqr platform
      SystemVerilog
      •
      MIT License
      •0•0•0•0•Updated Apr 16, 2024Apr 16, 2024

    • padrick

      Public
      Padrick - A Smart Pad-Multiplexer IP Generator for SoCs
      Python
      •
      Apache License 2.0
      •3•0•0•1•Updated Mar 13, 2024Mar 13, 2024

    • apb_adv_timer

      Public
      Advanced timer with APB interface
      SystemVerilog
      •
      Other
      •6•0•0•0•Updated Mar 11, 2024Mar 11, 2024

    • openpiton

      Public
      The OpenPiton Platform
      Assembly
      •215•0•0•0•Updated Feb 28, 2024Feb 28, 2024

    • axi_riscv_atomics

      Public
      AXI Adapter(s) for RISC-V Atomic Operations
      SystemVerilog
      •
      Other
      •15•0•0•0•Updated Feb 16, 2024Feb 16, 2024

    • pulp-runtime

      Public
      Simple runtime for Pulp platforms
      C
      •33•0•0•0•Updated Jan 19, 2024Jan 19, 2024

    • axi

      Public
      AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
      SystemVerilog
      •
      Other
      •264•0•0•0•Updated Oct 11, 2023Oct 11, 2023

    • sdio_vip

      Public
      sdiovip
      Verilog
      •0•2•0•0•Updated Sep 15, 2023Sep 15, 2023

    • can_bus

      Public
      VHDL
      •
      Other
      •1•5•0•0•Updated Aug 10, 2023Aug 10, 2023