Skip to content

Commit

Permalink
Update wt_dcache.sv
Browse files Browse the repository at this point in the history
  • Loading branch information
JeanRochCoulon authored Oct 24, 2023
1 parent af55968 commit c95a534
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion core/cache_subsystem/wt_dcache.sv
Original file line number Diff line number Diff line change
Expand Up @@ -168,7 +168,7 @@ module wt_dcache
// read controllers (LD unit and PTW/MMU)
///////////////////////////////////////////////////////

// 0 is used by PTW, 1 by READ and 2 by STORE access requests
// 0 is used by PTW, 1 by READ and 2 by WRITE access requests
for (genvar k = 0; k < NumPorts - 1; k++) begin : gen_rd_ports
// set these to high prio ports
if (k != 0 || MMU_PRESENT) begin
Expand Down

0 comments on commit c95a534

Please sign in to comment.