Skip to content

Commit

Permalink
Bump verif/core-v-verif from a687a60 to 6779193
Browse files Browse the repository at this point in the history
Bumps [verif/core-v-verif](https://github.com/openhwgroup/core-v-verif) from `a687a60` to `6779193`.
- [Release notes](https://github.com/openhwgroup/core-v-verif/releases)
- [Commits](openhwgroup/core-v-verif@a687a60...6779193)

---
updated-dependencies:
- dependency-name: verif/core-v-verif
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <[email protected]>
  • Loading branch information
dependabot[bot] authored and MarioOpenHWGroup committed Nov 9, 2023
1 parent 2bc6142 commit 5f3ba26
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion verif/core-v-verif
Submodule core-v-verif updated 49 files
+1 −0 .gitignore
+7 −7 lib/uvm_agents/uvma_axi/src/seq/uvma_axi_fw_preload_seq.sv
+1 −1 lib/uvm_agents/uvma_axi/src/uvma_axi_pkg.sv
+1 −1 lib/uvm_agents/uvma_isacov/uvma_isacov_pkg.flist
+106 −0 lib/uvm_agents/uvma_rvfi/seq/uvma_rvfi_instr_seq_item.sv
+51 −72 lib/uvm_agents/uvma_rvfi/uvma_rvfi_agent.sv
+3 −0 lib/uvm_agents/uvma_rvfi/uvma_rvfi_constants.sv
+2 −0 lib/uvm_agents/uvma_rvfi/uvma_rvfi_instr_if.sv
+134 −128 lib/uvm_agents/uvma_rvfi/uvma_rvfi_instr_mon.sv
+0 −4 lib/uvm_agents/uvma_rvfi/uvma_rvfi_mon_trn_logger.sv
+14 −13 lib/uvm_agents/uvma_rvfi/uvma_rvfi_pkg.sv
+51 −3 lib/uvm_agents/uvma_rvfi/uvma_rvfi_tdefs.sv
+130 −0 lib/uvm_agents/uvma_rvfi/uvma_rvfi_utils.sv
+73 −0 lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model.sv
+23 −0 lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model_pkg.flist
+38 −0 lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model_pkg.sv
+72 −0 lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_spike.sv
+96 −0 lib/uvm_components/uvmc_rvfi_scoreboard/uvmc_rvfi_scoreboard.sv
+23 −0 lib/uvm_components/uvmc_rvfi_scoreboard/uvmc_rvfi_scoreboard_pkg.flist
+41 −0 lib/uvm_components/uvmc_rvfi_scoreboard/uvmc_rvfi_scoreboard_pkg.sv
+9 −0 vendor/patches/riscv/riscv-isa-sim/0005-install-shared-disasm-lib.patch
+2,644 −0 vendor/patches/riscv/riscv-isa-sim/0008-implement-spike-tandem.patch
+7 −5 vendor/riscv/riscv-isa-sim/Makefile.in
+5 −0 vendor/riscv/riscv-isa-sim/disasm/disasm.mk.in
+654 −0 vendor/riscv/riscv-isa-sim/disasm/dpi_dasm.cc
+75 −0 vendor/riscv/riscv-isa-sim/disasm/dpi_dasm_imports.svh
+95 −0 vendor/riscv/riscv-isa-sim/fesvr/SimDTM.cc
+2 −0 vendor/riscv/riscv-isa-sim/fesvr/fesvr.mk.in
+121 −0 vendor/riscv/riscv-isa-sim/fesvr/fesvr_dpi.cc
+1 −1 vendor/riscv/riscv-isa-sim/fesvr/htif.cc
+18 −0 vendor/riscv/riscv-isa-sim/riscv/Params.cc
+71 −0 vendor/riscv/riscv-isa-sim/riscv/Params.h
+104 −0 vendor/riscv/riscv-isa-sim/riscv/Proc.cc
+22 −0 vendor/riscv/riscv-isa-sim/riscv/Proc.h
+25 −0 vendor/riscv/riscv-isa-sim/riscv/SimJTAG.cc
+253 −0 vendor/riscv/riscv-isa-sim/riscv/Simulation.cc
+80 −0 vendor/riscv/riscv-isa-sim/riscv/Simulation.h
+58 −0 vendor/riscv/riscv-isa-sim/riscv/Types.h
+377 −0 vendor/riscv/riscv-isa-sim/riscv/bootrom.h
+1 −1 vendor/riscv/riscv-isa-sim/riscv/csrs.cc
+2 −0 vendor/riscv/riscv-isa-sim/riscv/execute.cc
+6 −3 vendor/riscv/riscv-isa-sim/riscv/processor.h
+32 −8 vendor/riscv/riscv-isa-sim/riscv/remote_bitbang.cc
+20 −0 vendor/riscv/riscv-isa-sim/riscv/remote_bitbang.h
+9 −0 vendor/riscv/riscv-isa-sim/riscv/riscv.mk.in
+113 −0 vendor/riscv/riscv-isa-sim/riscv/riscv_dpi.cc
+6 −21 vendor/riscv/riscv-isa-sim/riscv/sim.cc
+12 −4 vendor/riscv/riscv-isa-sim/riscv/sim.h
+16 −2 vendor/riscv/riscv-isa-sim/spike_main/spike.cc

0 comments on commit 5f3ba26

Please sign in to comment.