Skip to content
ci

csr_regfile.sv: force mstatus.UBE to 0 (see #1417) #1695

Sign in to view logs

csr_regfile.sv: force mstatus.UBE to 0 (see #1417)

csr_regfile.sv: force mstatus.UBE to 0 (see #1417) #1695

Run time

Learn about OS pricing on GitHub Actions
Job Run time
build-riscv-tests
23m 37s
execute-riscv-tests (asm-tests, cv64a6_imafdc_sv39)
51m 21s
execute-riscv-tests (asm-tests, cv64a6_imafdc_sv39_wb)
27m 10s
execute-riscv-tests (mul, cv64a6_imafdc_sv39)
7m 19s
execute-riscv-tests (mul, cv64a6_imafdc_sv39_wb)
7m 37s
execute-riscv-tests (amo, cv64a6_imafdc_sv39)
22m 16s
execute-riscv-tests (amo, cv64a6_imafdc_sv39_wb)
13m 35s
execute-riscv-tests (fp, cv64a6_imafdc_sv39)
11m 54s
execute-riscv-tests (fp, cv64a6_imafdc_sv39_wb)
23m 45s
execute-riscv-tests (benchmarks, cv64a6_imafdc_sv39)
7m 25s
execute-riscv-tests (benchmarks, cv64a6_imafdc_sv39_wb)
8m 1s
3h 24m 0s