Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

interconnect/axi: map from one address space to another #1522

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

mkuhn99
Copy link
Contributor

@mkuhn99 mkuhn99 commented Nov 28, 2022

When trying to connect to the PS axi gp slave to the main Bus of the LiteX SoC I came across the problem that the address space of the zybo PS and the address space/memory map of the Litex SoC are conflicting.
To solve this problem I added the connect_mapped function to the AXIInterface, which applies a function to the address signals before connecting the two interfaces together.

Such a function would, for example, add or subtract an offset.

@mkuhn99
Copy link
Contributor Author

mkuhn99 commented Nov 28, 2022

Here is a case where one would/could use this function.

@enjoy-digital
Copy link
Owner

Thanks @mkuhn99, this is indeed interesting and I understand the need. Please just give me some time to think about it.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants