update changelog

calyxir · Aug 11, 2023 · 0abc212 · 0abc212
1 parent 63ea472
commit 0abc212
Showing 1 changed file with 1 addition and 0 deletions.
diff --git a/CHANGELOG.md b/CHANGELOG.md
@@ -1,6 +1,7 @@
 ## Unreleased
 - Don't require `@clk` and `@reset` ports in `comb` components
 - `inline` pass supports inlining `ref` cells
+- `comb-prop`: disable rewrite from `wire.in = port` when the output of a wire is read.
 
 
 ## 0.4.0