Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add v80 #1170

Merged
merged 2 commits into from
Aug 22, 2024
Merged

Add v80 #1170

Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Original file line number Diff line number Diff line change
Expand Up @@ -208,7 +208,10 @@ def _resolve_impl_style(self, dsp_block):
weight_width = self.get_input_datatype(1).bitwidth()

if dsp_block == "DSP58":
return "mvu_vvu_8sx9_dsp58"
if act_width <= 4 and weight_width <= 4:
return "mvu_4sx4u_dsp48e2"
else:
return "mvu_vvu_8sx9_dsp58"
else:
if act_width <= 4 and weight_width <= 4:
if dsp_block == "DSP48E1":
Expand Down
8 changes: 4 additions & 4 deletions src/finn/util/basic.py
Original file line number Diff line number Diff line change
Expand Up @@ -292,10 +292,10 @@ def memutil(req_mem_spec, primitive_spec):

def is_versal(fpgapart):
"""Returns whether board is part of the Versal family"""
return (
fpgapart[0:4] in ["xcvc", "xcve", "xcvp", "xcvm", "xqvc", "xqvm"]
or fpgapart[0:5] == "xqrvc"
)
return fpgapart[0:4] in ["xcvc", "xcve", "xcvp", "xcvm", "xqvc", "xqvm"] or fpgapart[0:5] in [
"xqrvc",
"xcv80",
]


def get_dsp_block(fpgapart):
Expand Down
Loading