SystemVerilog based IEEE-754 Floating Point Division Algorithm. It is synthesizable functional block of FPU divide unit tested and verified on Mentor Questa 2021.3.
-
Notifications
You must be signed in to change notification settings - Fork 0
UmerShahidengr/FPU_Division
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
SystemVerilog based IEEE-754 Floating Point Division Algorithm. It is synthesizable functional block of FPU divide unit tested and verified on Mentor Questa 2021.3.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published