Skip to content

Commit

Permalink
Merge pull request verilog-to-routing#2696 from Martoni/patch-1
Browse files Browse the repository at this point in the history
Update spelling in index.rst
  • Loading branch information
vaughnbetz authored Aug 20, 2024
2 parents d7c27ad + 6e0f8a4 commit 4f8c9e1
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion doc/src/arch/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@ FPGA Architecture Description
=============================

VTR uses an XML-based architecture description language to describe the targeted FPGA architecture.
This flexible description langauge allows the user to describe a large number of hypothetical and commercial-like FPGA architectures.
This flexible description language allows the user to describe a large number of hypothetical and commercial-like FPGA architectures.

See the :ref:`arch_tutorial` for an introduction to the architecture description langauge.
For a detailed reference on the supported options see the :ref:`arch_reference`.
Expand Down

0 comments on commit 4f8c9e1

Please sign in to comment.