Little endian MIPS-I CPU along with its test bench written for a university assignement. It is based on the 5 stage pipeline.
CPU - Written by me
Testbench - Written by team members
This CPU passed 99% of the professor's testbench and the testbench scored 92%