-
Notifications
You must be signed in to change notification settings - Fork 3
/
insert0.v
276 lines (251 loc) · 6.02 KB
/
insert0.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
module insert0(
input clk,
input rst_n ,
input trastart_flag,
input [9:0] db,
input [7:0] ramd,
input inr,
output [7:0] ram_outd
);
integer i;
reg trans_start1, start;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
begin
trans_start1 <= 1'b0;
start <= 1'b0;
end
else if(inr == 1)
begin
trans_start1 <= 1'b0;
start <= 1'b0;
end
else
begin
trans_start1 <= trastart_flag;
start <= (trastart_flag & (~trans_start1));
end
end
reg [3:0] cnt_8; reg [9:0] bytes;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
begin
cnt_8 <= 4'b0;
bytes <= 4'd0;
end
else if(in_valid==1)
begin
if( cnt_8 < 4'd8 )
begin
cnt_8 <= cnt_8 + 1;
bytes <= bytes;
end
else
begin
cnt_8 <= 1;
bytes <= bytes + 1;
end
end
else
begin
cnt_8 <= 4'd0;
bytes <= 4'd0;
end
end
reg in_valid;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
in_valid <= 1'b0;
else if(start==1)
in_valid <= 1'b1;
else if((bytes < db) && (in_valid ==1))
in_valid <= 1'b1;
else
in_valid <= 1'b0;
end
reg [10:0] in_shift;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
in_shift <= 11'd0;
else if(inr == 1)
in_shift <= 11'd0;
else
in_shift <= {in_shift[9:0],in_valid};
end
reg [7:0] ramd1,ramd2;
wire insert0_flag_d5; reg insert0_flag_d6;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
begin
ramd1 <= 8'd0;
ramd2 <= 8'd0;
insert0_flag_d6 <= 0;
end
else
begin
ramd1 <= ramd;
ramd2 <= ramd1;
insert0_flag_d6 <= insert0_flag_d5;
end
end
reg [8:0] ram_insert0_waddr; reg [7:0] ram_insert0_wdata; reg ram_insert0_wren;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
begin
ram_insert0_waddr <= 9'b0;
ram_insert0_wren <= 1'b0;
ram_insert0_wdata <= 8'b0;
end
else if(cnt_8==4'd4 )
begin
ram_insert0_waddr <= bytes;
ram_insert0_wren <= 1'b1;
ram_insert0_wdata <= ramd2;
end
else
begin
ram_insert0_waddr <= ram_insert0_waddr;
ram_insert0_wren <= 0;
ram_insert0_wdata <= 0;
end
end
reg [7:0] buffer;
always @(posedge clk or negedge rst_n )
begin
if(rst_n==0)
buffer <= 8'd0;
else if(in_valid==1 || (in_shift[1]==1))
begin
if(cnt_8==4'd4)
buffer <= ramd2;
else
buffer <= {buffer[0], buffer[7:1]};
end
else
buffer <= 8'd0;
end
reg [2:0] cnt_insert0;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
cnt_insert0 <= 1'b0;
else if(buffer[0]==0)
cnt_insert0 <= 1'b0;
else
begin
if(cnt_insert0==3'd5)
cnt_insert0 <= 3'b1;
else
cnt_insert0 <= cnt_insert0 +1;
end
end
wire insert0_flag = (cnt_insert0 == 3'd5);
wire insert0_flag_valid = in_shift[3] & in_shift[5];
flag_i0 u_flag_i0(
.clk ( clk ),
.rst_n ( rst_n ),
.insert0_flag ( insert0_flag ),
.insert0_flag_valid ( insert0_flag_valid ),
.inr ( inr ),
.insert0_flag_d5 ( insert0_flag_d5 )
);
reg [8:0] ram_raddr[0:11];
wire [8:0]ram_raddr11 = ram_raddr[11];
wire [8:0] ram_raddr2 = ram_raddr[2];
wire [8:0] ram_raddr5 = ram_raddr[5];
reg [3:0] cnt_read; reg [8:0] read_bytes;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
cnt_read <= 4'd8;
else if( ((in_shift[10]==1) && (in_shift[8]==1)) || (0 < ram_raddr5) && (ram_raddr5 < db) )
begin
if(insert0_flag_d5 == 1'b1)
cnt_read <= cnt_read;
else if(cnt_read == 4'b1)
cnt_read <= 4'd8;
else
cnt_read <= cnt_read-1;
end
else
cnt_read <= 4'd8;
end
reg [8:0] ram_insert0_raddr; reg ram_insert0_rden0;
always @(posedge clk or negedge rst_n )
begin
if(rst_n == 0)
begin
ram_insert0_raddr <= 9'b0;
ram_insert0_rden0 <= 0;
end
else if((in_shift[10] == 1) || ( (0 < ram_insert0_raddr) && (ram_raddr11 < db) ))
begin
if(cnt_read == 4'd8 && (insert0_flag_d6 != 1'b1) && (ram_insert0_raddr < db))
begin
ram_insert0_raddr <= ram_insert0_raddr + 9'b1;
ram_insert0_rden0 <= 1'b1;
end
else
begin
ram_insert0_raddr <= ram_insert0_raddr;
ram_insert0_rden0 <= 0;
end
end
else
begin
ram_insert0_raddr <= 9'b0;
ram_insert0_rden0 <= 0;
end
end
always @(posedge clk)
begin
if(inr == 1)
begin
for(i=0;i<12;i=i+1)
begin
ram_raddr[i] <= 8'd0;
end
end
else
begin
ram_raddr[0] <= ram_insert0_raddr;
for(i=0;i<11;i=i+1)
begin
ram_raddr[i+1] <= ram_raddr[i];
end
end
end
reg ram_insert0_rden1,ram_insert0_rden;
always @(posedge clk)
begin
ram_insert0_rden1 <= ram_insert0_rden0;
ram_insert0_rden <= ram_insert0_rden1 | ram_insert0_rden0;
end
wire [7:0] ram_insert0_rdata;
reg ram_insert0_wren_d1; reg [8:0] ram_insert0_waddr_d1; reg [7:0] ram_insert0_wdata_d1;
always @(posedge clk)
begin
ram_insert0_wren_d1 <= ram_insert0_wren ;
ram_insert0_waddr_d1 <= ram_insert0_waddr ;
ram_insert0_wdata_d1 <= ram_insert0_wdata ;
end
insert0_ram u_insert0_ram (
.clka ( clk ), // input wire clka
.ena ( ram_insert0_wren_d1 ), // input wire [0 : 0] ena
.wea ( 1'b1 ), // input wire [0 : 0] wea
.addra ( ram_insert0_waddr_d1 ), // input wire [8 : 0] addra
.dina ( ram_insert0_wdata_d1 ), // input wire [7: 0] dina
.clkb ( clk ), // input wire clkb
.enb ( ram_insert0_rden ),
.addrb ( ram_raddr2 ), // input wire [7 : 0] addrb0
.doutb ( ram_insert0_rdata ) // output wire [15 : 0] doutb
);
wire out_valid = (ram_raddr2 > 0 ) && (ram_raddr2 <=db);
assign ram_outd = (out_valid==1) ? ram_insert0_rdata : 0;
endmodule