- 👋 Hi, I’m @zeeshandildar
- 👀 I’m interested in RISCV based designs and their verification
- 🌱 I’m currently working on verification of vector crypto extension
- 💞️ I’m looking to collaborate on any project related to verification of RISCV based Core and Peripheral IPs
- 📫 How to reach me [email protected]
Verification Engineer
RISC-V | Design Verification | SoCs | Computer Architecture | Vector Processing Unit
-
Semidynamics Technology Services
- Barcelona, Spain
-
01:32
(UTC +01:00)
Popular repositories Loading
-
Practical-UVM-Step-By-Step
Practical-UVM-Step-By-Step PublicForked from Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step
This is the main repository for all the examples for the book Practical UVM
Verilog
-
-
Simple_UVM
Simple_UVM PublicForked from m-hariszafar/Simple_UVM
Implements a simple UVM based testbench for a simple memory DUT.
SystemVerilog
-
uvm-testbench-tutorial-simple-adder
uvm-testbench-tutorial-simple-adder PublicForked from m-hariszafar/uvm-testbench-tutorial-simple-adder
A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
SystemVerilog
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.