-
Notifications
You must be signed in to change notification settings - Fork 224
62 lines (52 loc) · 1.38 KB
/
Processor.yml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
name: Processor
on:
push:
paths:
- 'rtl/**'
- 'sw/**'
- 'sim/**'
- '.github/workflows/Processor.yml'
pull_request:
paths:
- 'rtl/**'
- 'sw/**'
- 'sim/**'
- '.github/workflows/Processor.yml'
workflow_dispatch:
jobs:
Software:
runs-on: ubuntu-latest
container: ghcr.io/stnolting/neorv32/sim
steps:
- name: '🧰 Repository Checkout'
uses: actions/checkout@v4
- name: '⚙️ Build Software Framework Tests'
run: |
make -C sw/example/processor_check check
make -C sw/example clean_all exe
make -C sw/bootloader clean_all info bootloader
Default_TB:
runs-on: ubuntu-latest
name: 'Default testbench'
strategy:
fail-fast: false
matrix:
example:
- processor_check
- hello_world
steps:
- name: '🧰 Repository Checkout'
uses: actions/checkout@v4
- name: '🚧 Build and install software; then simulate with shell script'
uses: docker://ghcr.io/stnolting/neorv32/sim
# Redirect UART0 TX to text.io simulation output via <UARTx_SIM_MODE> user flags
with:
args: >-
make -C sw/example/${{ matrix.example }}
clean_all
USER_FLAGS+="-DUART0_SIM_MODE -DUART1_SIM_MODE -flto"
EFFORT=-Os
MARCH=rv32ima_zicsr_zifencei
info
all
sim-check