Skip to content
Joe Britton edited this page Oct 16, 2023 · 32 revisions

Sinara is an open-source (CERN OHL v1.2) hardware ecosystem designed by physicists for use in quantum science laboratories largely focused on work with trapped atomic ion qubits. Sinara is designed to work closely with the ARTIQ control software. While Sinara and ARTIQ were founded by a particular niche in the experimental physics community, users and contributors from all disciplines are invited to use and contribute to the project.

Newer Sinara EEM crate

Control electronics used in many atomic physics laboratories suffers from a number of problems. Control solutions developed in-house by physicists often optimize for lab-specific needs and the publish-or-perish reality of many PIs circumstances. The result is solutions that compromise on architectural design, reproducibility, testing and documentation which translates into systems that are fragile, difficulty to reproduce in other labs and hard to maintain. It also duplicates similar infrastructural work undertaken in other laboratories. Further, the performance and feature set of commercial off the shelf hardware-software solutions is poorly matched to many labs needs (e.g. RF pulse shaping, branching latency).

To alleviate those problems, Sinara aims to be:

  • fully transparent design workflow
  • open source hardware, firmware and unit tests
  • simple to use and "turn-key" (we're not quite "turn-key" yet)
  • reproducible
  • flexible and modular
  • well tested at the hardware level
  • well supported by the ARTIQ control software

Sinara was developed by a collaboration including M-Labs, QUARTIQ, Warsaw University of Technology (WUT), US Army Research Laboratory (ARL), the University of Oxford, the University of Maryland, the University of Oregon, and NIST -- the list of contributors has grown beyond this core group as of 2023. The majority of the hardware was designed by WUT. The work was funded by ARL, Duke University, the University of Oxford, the University of Oregon, and the University of Freiburg -- the list of funders has grown beyond this core group as of 2023.

Currently, much of this hardware is well tested, commercially available and deployed for routine use in many AMO labs. Information about the hardware and firmware/software status of the various hardware projects making up Sinara can be found here. Options for purchasing Sinara hardware can be found here.

Overview

Following the ARTIQ model, a minimal laboratory setup consists of a core device -- typically Kasli or Kasli-SOC -- controlling multiple satellite devices in real time using the ARTIQ distributed real-time IO (DRTIO) protocol. DRTIO provides both gigabit communication links and time distribution over copper cable or optical fiber. It synchronizes all device clocks, ensuring they have deterministic phase relationships, and enables nanosecond timing resolution for input and output events across all devices in the experiment. More detailed information about communication between devices and time distribution inside Sinara can be found here.

In Sinara systems, the core device provides power, configuration (using kasli-i2c) and DRTIO to real-time peripherals. Sinara uses two main core device form factors: microTCA (uTCA) and Eurocard Extension Modules (EEM) -- as of 2023 the EEM form factor is vastly dominant.

  • In the case of EEM, the core device is resides in a 3U Eurocard-style rack and connects to other Sinara real-time peripherals using ribbon cables. More details about the extension module standard can be found here. Non real-time hardware is typically connected to the host PC using USB or Ethernet.
  • uTCA hardware interfaces with the extension modules either directly, using a VHDCI carrier, or indirectly, using a Kasli DRTIO satellite.

form factor: MicroTCA hardware

An overview of uTCA in Sinara can be found here, for more detailed information on specific topics, see the links below. The uTCA hardware is still in beta and not yet fullly supported by ARTIQ. See this page for status.

form factor: EEM

  • Information about the Eurocard Extension Module (EEM) standard can be found here. Note that EEM was devised by the Sinara project.
  • To provision Sinara hardware (flash) use kasli-i2c.
  • To test systems built from Sinara hardware use kasli_tester.py.

Sinara EEM crate

Kasli family of EEM core devices

EEM extension modules

Note that not all PCBs in this section are fully debugged and supported by ARTIQ. See this page for status.

Sinara support hardware

Other supporting hardware, not requiring real-time control from the ARTIQ master:

Sinara adapters and breakout hardware

Sinara EEM fleet

Project structure and development

Development discussions take place on two forums: the GitHub issue trackers for well-defined actionable items; and the web forum for more vague questions, general brainstorming, new hardware proposals, discussions about funding, and so forth.

Two main CAD tool used for PCB design within Sinara is Altium Designer. Altium Designer is preferred for more complex designs, such as the uTCA and EEM hardware. Kicad is also used for simple designs, like adapters, in particular, those intended to be modifiable by the users (physicists).

A list of future hardware ideas can be found here.

Talks and Posters

Home
Team
Project Status
Purchasing Hardware
Style Guide

Eurocard Extension Modules (EEMs)

Overview

Kasli: FPGA Carrier
Kasli-SOC: SoC FPGA Carrier

DIO_BNC: Digital IO on BNCs
DIO_SMA: Digital IO on SMAs
DIO_MCX: Digital IO on MCXs
DIO_RJ45: LVDS IO on RJ45s

Zotino: 32ch DAC
Fastino: 32ch DAC
Zapper: 8ch Piezo Driver
HV_AMP_8CH: 8ch High Voltage Amp

Sampler: 8ch ADC

Mirny: Microwave Synthesiser
Almazny: 12GHz Mirny Mezzanine
Urukul: 4ch DDS
Phaser: 2ch AWG

Stabilizer: 2xADC+2xDAC Servo
Pounder: Stabilizer PDH Lock

Thermostat_EEM: 4ch Temp Controller
Kirdy: laser current driver
Clocker: Clock Buffer

AUX_PSU: 3-ch PSU
EEM_PWR_MOD_AC: Mains PSU

Humpback: SBC Carrier
VHDCI Carrier: VHDCI to EEM
Grabber: Camera Frame Grabber
Banker: Versatile 128x IO

MicroTCA Ecosystem

Overview

uTCA Chassis
Metlino: uTCA MCH
Sayma: 8-channel smart AWG
RFSOC-AMC: RFSoC Platform
Clock generation mezzanines
Sayma analogue front ends
Misc uTCA hardware

FMCs

Overview

Shuttler: 16ch fast DAC
TDC+ADC: 16ch

Support Hardware

Booster: 8ch RF Power Amplifier
DiPho: Digital Photodiode
Thermostat: 2ch Temp Controller
Line Trigger

Adapters and Breakout

IDC-BNC
IDC-SMA
HD68 to IDC
Kasli BP Adapter
MCX_BNC_adapter
SATA to SFP

EDGE-SMA
EDGE-BNC
EDGE-SUBD9
EDGE-VHDCI
EDGE-VHDCI-buf

SFP: recommended components

Misc

Planned hardware
Case Studies
Other Quantum Control Systems

Clone this wiki locally