Skip to content

Commit

Permalink
Uppdate generated files.
Browse files Browse the repository at this point in the history
  • Loading branch information
@Rot127
Rot127 committed Sep 16, 2023
1 parent f217ec1 commit 3f283a4
Show file tree
Hide file tree
Showing 45 changed files with 46,147 additions and 82,355 deletions.
5 changes: 3 additions & 2 deletions librz/analysis/arch/hexagon/hexagon_il.c
View file
Original file line number Diff line number Diff line change
Expand Up @@ -349,22 +349,23 @@ RZ_IPI RzILOpEffect *hex_get_il_op(const ut32 addr) {
}

if (!p->is_valid && !might_has_jumped) {
RZ_LOG_DEBUG("Attempt to execute invalid packet at 0x%" PFMT32x "\n", addr);
RZ_LOG_WARN("Attempt to execute invalid packet at 0x%" PFMT32x "\n", addr);
return NULL;
}

if (!hic->pkt_info.last_insn) {
// Only at the last instruction we execute all il ops of the packet.
return NOP();
}
printf("addr: 0x%x\n", addr);

if (!rz_vector_empty(p->il_ops)) {
check_for_jumps(p, &might_has_jumped);
return hex_pkt_to_il_seq(p);
}

if (!set_pkt_il_ops(p)) {
RZ_LOG_DEBUG("Setting IL ops of packet failed at 0x%" PFMT32x "\n", addr);
RZ_LOG_WARN("Setting IL ops of packet failed at at 0x%" PFMT32x "\n", addr);
return NULL;
}

Expand Down
6 changes: 5 additions & 1 deletion librz/analysis/arch/hexagon/hexagon_il.h
View file
Original file line number Diff line number Diff line change
Expand Up @@ -3,7 +3,7 @@

// LLVM commit: 7cbf1a2591520c2491aa35339f227775f4d3adf6
// LLVM commit date: 2023-06-10 15:58:16 -0700 (ISO 8601 format)
// Date of code generation: 2023-09-07 18:26:07-05:00
// Date of code generation: 2023-09-16 16:22:02-05:00
//========================================
// The following code is generated.
// Do not edit. Repository of code generator:
Expand All @@ -29,6 +29,10 @@
#define HEX_WRITE_GLOBAL(name, val) hex_write_global(name, val)
#define INC(val, size) ADD(val, UN(size, 1))
#define DEC(val, size) SUB(val, UN(size, 1))
#define HEX_STORE_SLOT_CANCELLED(slot) \
EMPTY(); /* SETG("slot_cancelled", SETBIT(VARG("slot_cancelled", slot))); */
#define HEX_FCIRC_ADD(out_reg_name, src, off, mu) \
EMPTY(); /* Not yet implemented. */

RZ_IPI bool hex_shuffle_insns(RZ_INOUT HexPkt *p);
RZ_IPI RzILOpEffect *hex_get_il_op(const ut32 addr);
Expand Down
362 changes: 181 additions & 181 deletions librz/analysis/arch/hexagon/hexagon_il_getter_table.h
View file

Large diffs are not rendered by default.

15,657 changes: 5,679 additions & 9,978 deletions librz/analysis/arch/hexagon/il_ops/hexagon_il_A2_ops.c
View file

Large diffs are not rendered by default.

4,011 changes: 1,443 additions & 2,568 deletions librz/analysis/arch/hexagon/il_ops/hexagon_il_A4_ops.c
View file

Large diffs are not rendered by default.

472 changes: 175 additions & 297 deletions librz/analysis/arch/hexagon/il_ops/hexagon_il_A5_ops.c
View file

Large diffs are not rendered by default.

194 changes: 71 additions & 123 deletions librz/analysis/arch/hexagon/il_ops/hexagon_il_A6_ops.c
View file
Original file line number Diff line number Diff line change
Expand Up @@ -3,13 +3,13 @@

// LLVM commit: 7cbf1a2591520c2491aa35339f227775f4d3adf6
// LLVM commit date: 2023-06-10 15:58:16 -0700 (ISO 8601 format)
// Date of code generation: 2023-09-11 18:17:23-05:00
// Date of code generation: 2023-09-16 16:22:02-05:00
// SPDX-FileCopyrightText: 2021 Rot127 <[email protected]>
// SPDX-License-Identifier: LGPL-3.0-only

// LLVM commit: 7cbf1a2591520c2491aa35339f227775f4d3adf6
// LLVM commit date: 2023-06-10 15:58:16 -0700 (ISO 8601 format)
// Date of code generation: 2023-09-07 18:26:07-05:00
// Date of code generation: 2023-09-16 14:37:25-05:00
//========================================
// The following code is generated.
// Do not edit. Repository of code generator:
Expand All @@ -25,52 +25,37 @@ RzILOpEffect *hex_il_op_a6_vcmpbeq_notany(HexInsnPktBundle *bundle) {
// READ
// Declare: st32 i;
const char *Pd_assoc_tmp = ISA2REG(hi, 'd', true);
RzILOpPure *const_pos0 = UN(32, 0x0);
RzILOpPure *const_pos8 = UN(32, 0x8);
// Declare: st32 h_tmp430;
const char *Rss_assoc = ISA2REG(hi, 's', false);
RzILOpPure *Rss = VARG(Rss_assoc);
RzILOpPure *const_pos0xff = UN(32, 0xff);
const char *Rtt_assoc = ISA2REG(hi, 't', false);
RzILOpPure *Rtt = VARG(Rtt_assoc);

// EXEC
RzILOpPure *cast_1 = LET("const_pos0", const_pos0, CAST(8, MSB(DUP(VARLP("const_pos0"))), VARLP("const_pos0")));
RzILOpPure *cast_3 = LET("const_pos0", DUP(const_pos0), CAST(32, MSB(DUP(VARLP("const_pos0"))), VARLP("const_pos0")));
RzILOpPure *cast_5 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_LT_4 = LET("const_pos8", const_pos8, ULT(cast_5, VARLP("const_pos8")));
RzILOpPure *cast_10 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_9 = LET("const_pos8", DUP(const_pos8), MUL(cast_10, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_11 = SHIFTR0(Rss, op_MUL_9);
RzILOpPure *cast_13 = LET("const_pos0xff", const_pos0xff, CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_12 = LOGAND(op_RSHIFT_11, cast_13);
RzILOpPure *cast_st8_14 = CAST(8, MSB(DUP(op_AND_12)), op_AND_12);
RzILOpPure *cast_16 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_15 = LET("const_pos8", DUP(const_pos8), MUL(cast_16, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_17 = SHIFTR0(Rtt, op_MUL_15);
RzILOpPure *cast_19 = LET("const_pos0xff", DUP(const_pos0xff), CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_18 = LOGAND(op_RSHIFT_17, cast_19);
RzILOpPure *cast_st8_20 = CAST(8, MSB(DUP(op_AND_18)), op_AND_18);
RzILOpPure *op_EQ_21 = EQ(cast_st8_14, cast_st8_20);
RzILOpPure *cast_23 = LET("const_pos0xff", DUP(const_pos0xff), CAST(8, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_NOT_31 = LOGNOT(VARG(Pd_assoc_tmp));
RzILOpPure *op_LT_10 = ULT(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_MUL_17 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_18 = SHIFTR0(Rss, op_MUL_17);
RzILOpPure *op_AND_21 = LOGAND(op_RSHIFT_18, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *op_MUL_26 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_27 = SHIFTR0(Rtt, op_MUL_26);
RzILOpPure *op_AND_30 = LOGAND(op_RSHIFT_27, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *op_EQ_32 = EQ(CAST(8, MSB(DUP(op_AND_21)), op_AND_21), CAST(8, MSB(DUP(op_AND_30)), op_AND_30));
RzILOpPure *op_NOT_42 = LOGNOT(VARG(Pd_assoc_tmp));

// WRITE
RzILOpEffect *op_ASSIGN_0 = HEX_WRITE_GLOBAL(Pd_assoc_tmp, cast_1);
RzILOpEffect *op_ASSIGN_2 = SETL("i", cast_3);
RzILOpEffect *op_INC_6 = SETL("i", INC(VARL("i"), 32));
RzILOpEffect *op_ASSIGN_hybrid_tmp_7 = SETL("h_tmp430", VARL("i"));
RzILOpEffect *seq_8 = SEQN(2, op_ASSIGN_hybrid_tmp_7, op_INC_6);
RzILOpEffect *op_ASSIGN_22 = HEX_WRITE_GLOBAL(Pd_assoc_tmp, cast_23);
RzILOpEffect *seq_then_24 = SEQN(1, op_ASSIGN_22);
RzILOpEffect *empty_26 = EMPTY();
RzILOpEffect *branch_25 = BRANCH(op_EQ_21, seq_then_24, empty_26);
RzILOpEffect *seq_27 = SEQN(1, branch_25);
RzILOpEffect *seq_28 = SEQN(2, seq_8, seq_27);
RzILOpEffect *for_30 = REPEAT(op_LT_4, seq_28);
RzILOpEffect *seq_29 = SEQN(2, op_ASSIGN_2, for_30);
RzILOpEffect *op_ASSIGN_32 = HEX_WRITE_GLOBAL(Pd_assoc_tmp, op_NOT_31);
RzILOpEffect *instruction_sequence = SEQN(3, op_ASSIGN_0, seq_29, op_ASSIGN_32);
RzILOpEffect *op_ASSIGN_4 = HEX_WRITE_GLOBAL(Pd_assoc_tmp, CAST(8, MSB(DUP(UN(32, 0))), UN(32, 0)));
RzILOpEffect *op_ASSIGN_7 = SETL("i", CAST(32, MSB(DUP(UN(32, 0))), UN(32, 0)));
RzILOpEffect *op_INC_11 = SETL("i", INC(VARL("i"), 32));
RzILOpEffect *op_ASSIGN_hybrid_tmp_12 = SETL("h_tmp430", VARL("i"));
RzILOpEffect *seq_13 = SEQN(2, op_ASSIGN_hybrid_tmp_12, op_INC_11);
RzILOpEffect *op_ASSIGN_35 = HEX_WRITE_GLOBAL(Pd_assoc_tmp, CAST(8, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpEffect *seq_then_36 = op_ASSIGN_35;
RzILOpEffect *branch_37 = BRANCH(op_EQ_32, seq_then_36, EMPTY());
RzILOpEffect *seq_38 = branch_37;
RzILOpEffect *seq_39 = SEQN(2, seq_13, seq_38);
RzILOpEffect *for_40 = REPEAT(op_LT_10, seq_39);
RzILOpEffect *seq_41 = SEQN(2, op_ASSIGN_7, for_40);
RzILOpEffect *op_ASSIGN_43 = HEX_WRITE_GLOBAL(Pd_assoc_tmp, op_NOT_42);
RzILOpEffect *instruction_sequence = SEQN(3, op_ASSIGN_4, seq_41, op_ASSIGN_43);

return instruction_sequence;
}
Expand All @@ -79,99 +64,62 @@ RzILOpEffect *hex_il_op_a6_vminub_rdp(HexInsnPktBundle *bundle) {
const HexInsn *hi = bundle->insn;
// READ
// Declare: st32 i;
RzILOpPure *const_pos0 = UN(32, 0x0);
RzILOpPure *const_pos8 = UN(32, 0x8);
// Declare: st32 h_tmp431;
const char *Pe_assoc_tmp = ISA2REG(hi, 'e', true);
RzILOpPure *const_pos1ULL = UN(64, 0x1);
const char *Rtt_assoc = ISA2REG(hi, 't', false);
RzILOpPure *Rtt = VARG(Rtt_assoc);
RzILOpPure *const_pos0xff = UN(32, 0xff);
const char *Rss_assoc = ISA2REG(hi, 's', false);
RzILOpPure *Rss = VARG(Rss_assoc);
const char *Rdd_assoc_tmp = ISA2REG(hi, 'd', true);
RzILOpPure *const_pos0x0ffLL = SN(64, 0xff);

// EXEC
RzILOpPure *cast_1 = LET("const_pos0", const_pos0, CAST(32, MSB(DUP(VARLP("const_pos0"))), VARLP("const_pos0")));
RzILOpPure *cast_3 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_LT_2 = LET("const_pos8", const_pos8, ULT(cast_3, VARLP("const_pos8")));
RzILOpPure *op_LSHIFT_7 = LET("const_pos1ULL", const_pos1ULL, SHIFTL0(VARLP("const_pos1ULL"), VARL("i")));
RzILOpPure *op_NOT_8 = LOGNOT(op_LSHIFT_7);
RzILOpPure *cast_10 = CAST(64, IL_FALSE, VARG(Pe_assoc_tmp));
RzILOpPure *op_AND_9 = LOGAND(cast_10, op_NOT_8);
RzILOpPure *cast_12 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_11 = LET("const_pos8", DUP(const_pos8), MUL(cast_12, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_13 = SHIFTR0(Rtt, op_MUL_11);
RzILOpPure *cast_15 = LET("const_pos0xff", const_pos0xff, CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_14 = LOGAND(op_RSHIFT_13, cast_15);
RzILOpPure *cast_ut8_16 = CAST(8, IL_FALSE, op_AND_14);
RzILOpPure *cast_18 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_17 = LET("const_pos8", DUP(const_pos8), MUL(cast_18, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_19 = SHIFTR0(Rss, op_MUL_17);
RzILOpPure *cast_21 = LET("const_pos0xff", DUP(const_pos0xff), CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_20 = LOGAND(op_RSHIFT_19, cast_21);
RzILOpPure *cast_ut8_22 = CAST(8, IL_FALSE, op_AND_20);
RzILOpPure *op_GT_23 = UGT(cast_ut8_16, cast_ut8_22);
RzILOpPure *cast_ut64_24 = CAST(64, IL_FALSE, op_GT_23);
RzILOpPure *op_LSHIFT_25 = SHIFTL0(cast_ut64_24, VARL("i"));
RzILOpPure *op_OR_26 = LOGOR(op_AND_9, op_LSHIFT_25);
RzILOpPure *cast_28 = CAST(8, MSB(DUP(op_OR_26)), op_OR_26);
RzILOpPure *cast_31 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_30 = LET("const_pos8", DUP(const_pos8), MUL(cast_31, VARLP("const_pos8")));
RzILOpPure *op_LSHIFT_32 = LET("const_pos0x0ffLL", const_pos0x0ffLL, SHIFTL0(VARLP("const_pos0x0ffLL"), op_MUL_30));
RzILOpPure *op_NOT_33 = LOGNOT(op_LSHIFT_32);
RzILOpPure *op_AND_34 = LOGAND(VARG(Rdd_assoc_tmp), op_NOT_33);
RzILOpPure *cast_36 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_35 = LET("const_pos8", DUP(const_pos8), MUL(cast_36, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_37 = SHIFTR0(DUP(Rtt), op_MUL_35);
RzILOpPure *cast_39 = LET("const_pos0xff", DUP(const_pos0xff), CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_38 = LOGAND(op_RSHIFT_37, cast_39);
RzILOpPure *cast_ut8_40 = CAST(8, IL_FALSE, op_AND_38);
RzILOpPure *cast_42 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_41 = LET("const_pos8", DUP(const_pos8), MUL(cast_42, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_43 = SHIFTR0(DUP(Rss), op_MUL_41);
RzILOpPure *cast_45 = LET("const_pos0xff", DUP(const_pos0xff), CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_44 = LOGAND(op_RSHIFT_43, cast_45);
RzILOpPure *cast_ut8_46 = CAST(8, IL_FALSE, op_AND_44);
RzILOpPure *op_LT_47 = ULT(cast_ut8_40, cast_ut8_46);
RzILOpPure *cast_49 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_48 = LET("const_pos8", DUP(const_pos8), MUL(cast_49, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_50 = SHIFTR0(DUP(Rtt), op_MUL_48);
RzILOpPure *cast_52 = LET("const_pos0xff", DUP(const_pos0xff), CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_51 = LOGAND(op_RSHIFT_50, cast_52);
RzILOpPure *cast_ut8_53 = CAST(8, IL_FALSE, op_AND_51);
RzILOpPure *cast_55 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_54 = LET("const_pos8", DUP(const_pos8), MUL(cast_55, VARLP("const_pos8")));
RzILOpPure *op_RSHIFT_56 = SHIFTR0(DUP(Rss), op_MUL_54);
RzILOpPure *cast_58 = LET("const_pos0xff", DUP(const_pos0xff), CAST(64, MSB(DUP(VARLP("const_pos0xff"))), VARLP("const_pos0xff")));
RzILOpPure *op_AND_57 = LOGAND(op_RSHIFT_56, cast_58);
RzILOpPure *cast_ut8_59 = CAST(8, IL_FALSE, op_AND_57);
RzILOpPure *cond_60 = ITE(op_LT_47, cast_ut8_53, cast_ut8_59);
RzILOpPure *cast_62 = CAST(64, MSB(DUP(cond_60)), cond_60);
RzILOpPure *op_AND_61 = LET("const_pos0x0ffLL", DUP(const_pos0x0ffLL), LOGAND(cast_62, VARLP("const_pos0x0ffLL")));
RzILOpPure *cast_ut64_63 = CAST(64, IL_FALSE, op_AND_61);
RzILOpPure *cast_65 = CAST(32, IL_FALSE, VARL("i"));
RzILOpPure *op_MUL_64 = LET("const_pos8", DUP(const_pos8), MUL(cast_65, VARLP("const_pos8")));
RzILOpPure *op_LSHIFT_66 = SHIFTL0(cast_ut64_63, op_MUL_64);
RzILOpPure *cast_68 = CAST(64, IL_FALSE, op_AND_34);
RzILOpPure *op_OR_67 = LOGOR(cast_68, op_LSHIFT_66);
RzILOpPure *cast_70 = CAST(64, MSB(DUP(op_OR_67)), op_OR_67);
RzILOpPure *op_LT_6 = ULT(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_LSHIFT_12 = SHIFTL0(UN(64, 1), VARL("i"));
RzILOpPure *op_NOT_13 = LOGNOT(op_LSHIFT_12);
RzILOpPure *op_AND_15 = LOGAND(CAST(64, IL_FALSE, VARG(Pe_assoc_tmp)), op_NOT_13);
RzILOpPure *op_MUL_19 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_20 = SHIFTR0(Rtt, op_MUL_19);
RzILOpPure *op_AND_23 = LOGAND(op_RSHIFT_20, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *op_MUL_28 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_29 = SHIFTR0(Rss, op_MUL_28);
RzILOpPure *op_AND_32 = LOGAND(op_RSHIFT_29, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *op_GT_34 = UGT(CAST(8, IL_FALSE, op_AND_23), CAST(8, IL_FALSE, op_AND_32));
RzILOpPure *op_LSHIFT_36 = SHIFTL0(CAST(64, IL_FALSE, op_GT_34), VARL("i"));
RzILOpPure *op_OR_37 = LOGOR(op_AND_15, op_LSHIFT_36);
RzILOpPure *op_MUL_45 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_LSHIFT_46 = SHIFTL0(SN(64, 0xff), op_MUL_45);
RzILOpPure *op_NOT_47 = LOGNOT(op_LSHIFT_46);
RzILOpPure *op_AND_48 = LOGAND(VARG(Rdd_assoc_tmp), op_NOT_47);
RzILOpPure *op_MUL_51 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_52 = SHIFTR0(DUP(Rtt), op_MUL_51);
RzILOpPure *op_AND_55 = LOGAND(op_RSHIFT_52, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *op_MUL_59 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_60 = SHIFTR0(DUP(Rss), op_MUL_59);
RzILOpPure *op_AND_63 = LOGAND(op_RSHIFT_60, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *op_LT_65 = ULT(CAST(8, IL_FALSE, op_AND_55), CAST(8, IL_FALSE, op_AND_63));
RzILOpPure *op_MUL_68 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_69 = SHIFTR0(DUP(Rtt), op_MUL_68);
RzILOpPure *op_AND_72 = LOGAND(op_RSHIFT_69, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *op_MUL_76 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_RSHIFT_77 = SHIFTR0(DUP(Rss), op_MUL_76);
RzILOpPure *op_AND_80 = LOGAND(op_RSHIFT_77, CAST(64, MSB(DUP(UN(32, 0xff))), UN(32, 0xff)));
RzILOpPure *cond_82 = ITE(op_LT_65, CAST(8, IL_FALSE, op_AND_72), CAST(8, IL_FALSE, op_AND_80));
RzILOpPure *op_AND_85 = LOGAND(CAST(64, MSB(DUP(cond_82)), cond_82), SN(64, 0xff));
RzILOpPure *op_MUL_89 = MUL(CAST(32, IL_FALSE, VARL("i")), UN(32, 8));
RzILOpPure *op_LSHIFT_90 = SHIFTL0(CAST(64, IL_FALSE, op_AND_85), op_MUL_89);
RzILOpPure *op_OR_92 = LOGOR(CAST(64, IL_FALSE, op_AND_48), op_LSHIFT_90);

// WRITE
RzILOpEffect *op_ASSIGN_0 = SETL("i", cast_1);
RzILOpEffect *op_INC_4 = SETL("i", INC(VARL("i"), 32));
RzILOpEffect *op_ASSIGN_hybrid_tmp_5 = SETL("h_tmp431", VARL("i"));
RzILOpEffect *seq_6 = SEQN(2, op_ASSIGN_hybrid_tmp_5, op_INC_4);
RzILOpEffect *op_ASSIGN_27 = HEX_WRITE_GLOBAL(Pe_assoc_tmp, cast_28);
RzILOpEffect *empty_29 = EMPTY();
RzILOpEffect *op_ASSIGN_69 = HEX_WRITE_GLOBAL(Rdd_assoc_tmp, cast_70);
RzILOpEffect *empty_71 = EMPTY();
RzILOpEffect *seq_72 = SEQN(4, op_ASSIGN_27, empty_29, op_ASSIGN_69, empty_71);
RzILOpEffect *seq_73 = SEQN(2, seq_6, seq_72);
RzILOpEffect *for_75 = REPEAT(op_LT_2, seq_73);
RzILOpEffect *seq_74 = SEQN(2, op_ASSIGN_0, for_75);
RzILOpEffect *instruction_sequence = SEQN(1, seq_74);
RzILOpEffect *op_ASSIGN_3 = SETL("i", CAST(32, MSB(DUP(UN(32, 0))), UN(32, 0)));
RzILOpEffect *op_INC_7 = SETL("i", INC(VARL("i"), 32));
RzILOpEffect *op_ASSIGN_hybrid_tmp_8 = SETL("h_tmp431", VARL("i"));
RzILOpEffect *seq_9 = SEQN(2, op_ASSIGN_hybrid_tmp_8, op_INC_7);
RzILOpEffect *op_ASSIGN_39 = HEX_WRITE_GLOBAL(Pe_assoc_tmp, CAST(8, MSB(DUP(op_OR_37)), op_OR_37));
RzILOpEffect *op_ASSIGN_94 = HEX_WRITE_GLOBAL(Rdd_assoc_tmp, CAST(64, MSB(DUP(op_OR_92)), op_OR_92));
RzILOpEffect *seq_96 = SEQN(4, op_ASSIGN_39, EMPTY(), op_ASSIGN_94, EMPTY());
RzILOpEffect *seq_97 = SEQN(2, seq_9, seq_96);
RzILOpEffect *for_98 = REPEAT(op_LT_6, seq_97);
RzILOpEffect *seq_99 = SEQN(2, op_ASSIGN_3, for_98);
RzILOpEffect *instruction_sequence = seq_99;

return instruction_sequence;
}
Expand Down
Loading

0 comments on commit 3f283a4

Please sign in to comment.