Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

dmcontrol.haltreq should always read as 0 #161

Open
bcstrongx opened this issue May 21, 2024 · 0 comments
Open

dmcontrol.haltreq should always read as 0 #161

bcstrongx opened this issue May 21, 2024 · 0 comments

Comments

@bcstrongx
Copy link

The RISC-V spec (v0.13.2, here) defines the dmcontrol.haltreq bit with access "W" (Section 3.12.2), which is defined as "Write-only. When read this field returns 0" (Table 1.2). However, the current implementation allows this bit to be read as 1 after a write sets it to 1.

Any easy fix might be to mask off the top bit of the read value in dm_csrs.sv:
dm::DMControl: resp_queue_inp.data = dmcontrol_q;

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant