You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The RISC-V spec (v0.13.2, here) defines the dmcontrol.haltreq bit with access "W" (Section 3.12.2), which is defined as "Write-only. When read this field returns 0" (Table 1.2). However, the current implementation allows this bit to be read as 1 after a write sets it to 1.
Any easy fix might be to mask off the top bit of the read value in dm_csrs.sv: dm::DMControl: resp_queue_inp.data = dmcontrol_q;
The text was updated successfully, but these errors were encountered:
The RISC-V spec (v0.13.2, here) defines the dmcontrol.haltreq bit with access "W" (Section 3.12.2), which is defined as "Write-only. When read this field returns 0" (Table 1.2). However, the current implementation allows this bit to be read as 1 after a write sets it to 1.
Any easy fix might be to mask off the top bit of the read value in dm_csrs.sv:
dm::DMControl: resp_queue_inp.data = dmcontrol_q;
The text was updated successfully, but these errors were encountered: