Verilog_memory_implementations copies with same name have the main code in 1 folder and test bench in the other sorry for the confusion!!