Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Support for spec 1.3 #13

Open
stffrdhrn opened this issue Dec 4, 2019 · 0 comments
Open

Support for spec 1.3 #13

stffrdhrn opened this issue Dec 4, 2019 · 0 comments

Comments

@stffrdhrn
Copy link
Member

Changes

  • ORFPX64A32 double-precision floating point operations on 32-bit hardware using register pairs (P14)
  • Define CPUCFGR[15] for ORFPX64A32 presence flag
  • New instructions lf.stod.d lf.dtos.d for converting between single and double precision floats (P7)
    New instruction l.adrp for constructing addresses (P9)
  • New instructions lf.sfun* to support unordered compares (P11)
  • New instruction l.lf to load floats with NaN boxing on 64-bit hardware
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@stffrdhrn