Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

o1vm/riscv32i: define registers #2743

Merged
merged 3 commits into from
Nov 14, 2024
Merged

Conversation

dannywillems
Copy link
Member

Import commits from #2727

Copy link

codecov bot commented Nov 4, 2024

Codecov Report

Attention: Patch coverage is 0% with 23 lines in your changes missing coverage. Please review.

Project coverage is 73.68%. Comparing base (0f96782) to head (d248253).
Report is 7 commits behind head on master.

Files with missing lines Patch % Lines
o1vm/src/interpreters/riscv32i/registers.rs 0.00% 23 Missing ⚠️
Additional details and impacted files
@@            Coverage Diff             @@
##           master    #2743      +/-   ##
==========================================
- Coverage   73.70%   73.68%   -0.03%     
==========================================
  Files         249      250       +1     
  Lines       57866    57889      +23     
==========================================
+ Hits        42650    42654       +4     
- Misses      15216    15235      +19     

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

Base automatically changed from dw/update-o1vm-description to master November 14, 2024 07:17
Comment on lines +38 to +48
if index < N_GP_REGISTERS {
&self.general_purpose[index]
} else if index == REGISTER_CURRENT_IP {
&self.current_instruction_pointer
} else if index == REGISTER_NEXT_IP {
&self.next_instruction_pointer
} else if index == REGISTER_HEAP_POINTER {
&self.heap_pointer
} else {
panic!("Index out of bounds");
}
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

nbd since ip, nip, and the heap ptr are artificial, but it is a bit awkward that 32 isn't an index in the range.

@dannywillems dannywillems merged commit 998c794 into master Nov 14, 2024
7 of 8 checks passed
@dannywillems dannywillems deleted the dw/o1vm-riscv32i-add-registers branch November 14, 2024 14:42
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants