Skip to content
View masgia's full-sized avatar

Block or report masgia

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. core-v-verif core-v-verif Public

    Forked from openhwgroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  2. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    SystemVerilog

  3. riscv-cores-list riscv-cores-list Public

    Forked from riscvarchive/riscv-cores-list

    RISC-V Cores, SoC platforms and SoCs

  4. core-v-docs core-v-docs Public

    Forked from openhwgroup/programs

    Documentation for the OpenHW Group's set of CORE-V RISC-V cores

    Python

  5. riscv-dbg riscv-dbg Public

    Forked from pulp-platform/riscv-dbg

    RISC-V Debug Support for our PULP RISC-V Cores

    SystemVerilog