Skip to content

Latest commit

 

History

History
10 lines (7 loc) · 687 Bytes

system_list.md

File metadata and controls

10 lines (7 loc) · 687 Bytes

List of Top-Level Designs

This page lists all top-level designs and their targets that are contained within this repository. Click on the design name to get more information about the design.

Design Internal Name Simulation Targets FPGA Targets ASIC Targets Description
Earl Grey top_earlgrey Verilator ChipWhisperer CW310* None yet. 0.1 release

* There exists a modified version of the Earl Grey top-level design that can be implemented on the ChipWhisperer CW305 FPGA board usable with a free EDA tool license.