{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":37600117,"defaultBranch":"master","name":"openMMC","ownerLogin":"lnls-dig","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2015-06-17T14:32:48.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/11988332?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1725987127.0","currentOid":""},"activityList":{"items":[{"before":"5ef28df160f76da3b5d741aa52930ec2e1ce051c","after":null,"ref":"refs/heads/correct-sdr-names","pushedAt":"2024-09-10T16:52:07.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"gustavosr8","name":"Gustavo de Souza dos Reis","path":"/gustavosr8","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/52132909?s=80&v=4"}},{"before":"6d2bf7949b698f94561c50422e167f14ae51af14","after":"a508f3bd8771772df7c1870e10b26ab47c69e539","ref":"refs/heads/master","pushedAt":"2024-08-21T13:04:18.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Correct the `.IDtypelen` string to match the `.IDstring` one.","shortMessageHtmlLink":"Correct the <code>.IDtypelen</code> string to match the <code>.IDstring</code> one."}},{"before":null,"after":"5ef28df160f76da3b5d741aa52930ec2e1ce051c","ref":"refs/heads/correct-sdr-names","pushedAt":"2024-08-21T12:46:43.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"gustavosr8","name":"Gustavo de Souza dos Reis","path":"/gustavosr8","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/52132909?s=80&v=4"},"commit":{"message":"Correct the `.IDtypelen` string to match the `.IDstring` one.","shortMessageHtmlLink":"Correct the <code>.IDtypelen</code> string to match the <code>.IDstring</code> one."}},{"before":"d196e357f99846de5af2d2f25fe3abc5b3c8fe87","after":"fe0cd78138add1ebc08fa58882eda69ab9ac66cd","ref":"refs/heads/gh-pages","pushedAt":"2024-07-24T20:00:38.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Deploy lnls-dig/openMMC to github.com/lnls-dig/openMMC.git:gh-pages","shortMessageHtmlLink":"Deploy lnls-dig/openMMC to github.com/lnls-dig/openMMC.git:gh-pages"}},{"before":"c5086d7777572842360023f2bf813563ff7797fe","after":null,"ref":"refs/heads/update-ci-actions","pushedAt":"2024-07-23T16:30:16.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"}},{"before":"a5eac2f6395879ddb6198a55da82ab342442d284","after":"6d2bf7949b698f94561c50422e167f14ae51af14","ref":"refs/heads/master","pushedAt":"2024-07-23T16:30:13.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update CI configuration to use GitHub actions V4","shortMessageHtmlLink":"Update CI configuration to use GitHub actions V4"}},{"before":null,"after":"c5086d7777572842360023f2bf813563ff7797fe","ref":"refs/heads/update-ci-actions","pushedAt":"2024-07-23T16:22:15.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update CI configuration to use GitHub actions V4","shortMessageHtmlLink":"Update CI configuration to use GitHub actions V4"}},{"before":"6f4cf866799a0d53093348ef3fad77db4ecc18b9","after":null,"ref":"refs/heads/fix-release-script","pushedAt":"2024-07-23T15:47:01.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"}},{"before":"3bb1fac75a75b705cb592d8efc21e06451d4d022","after":"a5eac2f6395879ddb6198a55da82ab342442d284","ref":"refs/heads/master","pushedAt":"2024-07-23T15:46:54.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Add make-release.sh to CI","shortMessageHtmlLink":"Add make-release.sh to CI"}},{"before":"958c27732066cf6c1d8aa939c0c58dbf09004313","after":"6f4cf866799a0d53093348ef3fad77db4ecc18b9","ref":"refs/heads/fix-release-script","pushedAt":"2024-07-23T14:00:41.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Add make-release.sh to CI","shortMessageHtmlLink":"Add make-release.sh to CI"}},{"before":"d1cba43b8ccbb88496b686896839aa08c026c8c9","after":"958c27732066cf6c1d8aa939c0c58dbf09004313","ref":"refs/heads/fix-release-script","pushedAt":"2024-07-23T13:57:09.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Add make-release.sh to CI","shortMessageHtmlLink":"Add make-release.sh to CI"}},{"before":"8434d320d727433f1aa799e11b1a7148b324a0f1","after":"d1cba43b8ccbb88496b686896839aa08c026c8c9","ref":"refs/heads/fix-release-script","pushedAt":"2024-07-23T13:48:43.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update make-release.sh\n\nGenerate binaries for AFCv3.1 and AFCv4.0, including support for\nRTM-8SFP and RTM-LAMP.","shortMessageHtmlLink":"Update make-release.sh"}},{"before":null,"after":"8434d320d727433f1aa799e11b1a7148b324a0f1","ref":"refs/heads/fix-release-script","pushedAt":"2024-07-23T13:36:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Include testing the make-release.sh script on CI","shortMessageHtmlLink":"Include testing the make-release.sh script on CI"}},{"before":"3829dfe272ad7941fd71a5c370f2074f2a5f726d","after":null,"ref":"refs/heads/devel","pushedAt":"2024-07-22T12:19:08.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"}},{"before":"3b7ae353018cbc15eb9325241074fbee9fe98cb3","after":"3bb1fac75a75b705cb592d8efc21e06451d4d022","ref":"refs/heads/master","pushedAt":"2024-07-18T17:40:02.000Z","pushType":"push","commitsCount":44,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Merge branch 'devel'","shortMessageHtmlLink":"Merge branch 'devel'"}},{"before":"532e133525c94db9bf4291d2197ecd2d33efcdb9","after":null,"ref":"refs/heads/readme-fixes","pushedAt":"2024-07-18T17:21:06.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"}},{"before":"fd76e226e8677c1d88f78f5ccf2dacbb743d55ac","after":"3829dfe272ad7941fd71a5c370f2074f2a5f726d","ref":"refs/heads/devel","pushedAt":"2024-07-18T17:21:02.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Better wording of the workaround needed when upgrading from v1.5.0","shortMessageHtmlLink":"Better wording of the workaround needed when upgrading from v1.5.0"}},{"before":"da919f6387f7d7cb87bf820cc79954fead888811","after":"532e133525c94db9bf4291d2197ecd2d33efcdb9","ref":"refs/heads/readme-fixes","pushedAt":"2024-07-18T17:19:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Better wording of the workaround needed when upgrading from v1.5.0","shortMessageHtmlLink":"Better wording of the workaround needed when upgrading from v1.5.0"}},{"before":null,"after":"da919f6387f7d7cb87bf820cc79954fead888811","ref":"refs/heads/readme-fixes","pushedAt":"2024-07-18T17:17:57.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Better wording of the workaround needed when upgrading from v1.5.0","shortMessageHtmlLink":"Better wording of the workaround needed when upgrading from v1.5.0"}},{"before":"c0e6da436e0832c78efa02d76298c5418cb33365","after":null,"ref":"refs/heads/fix-afcv4-volt-cur-sdr","pushedAt":"2024-07-17T12:44:23.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"}},{"before":"ba4cab68b2655544a349b985625494931277b8a7","after":"fd76e226e8677c1d88f78f5ccf2dacbb743d55ac","ref":"refs/heads/devel","pushedAt":"2024-07-17T12:44:18.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Enable voltage and current sensors for AFCv4\n\nPreviously, the voltage and current sensors were disabled because it\nwas causing the MCH to crash with a lot of 'AMC +12V Curr' assertion /\ndeassertion messages and IPMB errors. The root cause for this\nbehavior is not yet understood, but it is somewhat related to the\nvoltage sensors SDR struct not been populated with the thresholds\n(they were all commented). I've updated all thresholds (voltages and\ncurrents) to reasonable defaults, but they might be wrong, so a more\nin depth study of the AFCv4 power rails should be conducted to obtain\nthe correct values.\n\nIt works for now, and the MCH doesn't crash, neither complain about\nout of range voltages or currents.","shortMessageHtmlLink":"Enable voltage and current sensors for AFCv4"}},{"before":"f6e5654399b995958f3496ac224d8ef3db36ee85","after":"c0e6da436e0832c78efa02d76298c5418cb33365","ref":"refs/heads/fix-afcv4-volt-cur-sdr","pushedAt":"2024-07-17T12:42:21.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Enable voltage and current sensors for AFCv4\n\nPreviously, the voltage and current sensors were disabled because it\nwas causing the MCH to crash with a lot of 'AMC +12V Curr' assertion /\ndeassertion messages and IPMB errors. The root cause for this\nbehavior is not yet understood, but it is somewhat related to the\nvoltage sensors SDR struct not been populated with the thresholds\n(they were all commented). I've updated all thresholds (voltages and\ncurrents) to reasonable defaults, but they might be wrong, so a more\nin depth study of the AFCv4 power rails should be conducted to obtain\nthe correct values.\n\nIt works for now, and the MCH doesn't crash, neither complain about\nout of range voltages or currents.","shortMessageHtmlLink":"Enable voltage and current sensors for AFCv4"}},{"before":"f05ae1c8c1c3d831f5c43d2550289bd3092e7321","after":"f6e5654399b995958f3496ac224d8ef3db36ee85","ref":"refs/heads/fix-afcv4-volt-cur-sdr","pushedAt":"2024-07-16T20:19:20.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Enable voltage and current sensors for AFCv4\n\nPreviously, the voltage and current sensors where disabled because it\nwas causing the MCH to crash with a lot of 'AMC +12V Curr' assertion /\ndeassertion messages and IPMB errors. The root cause for this\nbehavior is not yet understood, but it is somewhat related due the\nvoltage sensors SDR struct not been populated with the thresholds\n(they were all commented). I've updated all thresholds (voltages and\ncurrents) to reasonable defaults, but they might be wrong, so a more\nin depth study of the AFCv4 power rails should be conducted to obtain\nthe correct values.\n\nIt works for now, and the MCH doesn't crash, neither complain about\nout of range voltages or currents.","shortMessageHtmlLink":"Enable voltage and current sensors for AFCv4"}},{"before":null,"after":"f05ae1c8c1c3d831f5c43d2550289bd3092e7321","ref":"refs/heads/fix-afcv4-volt-cur-sdr","pushedAt":"2024-07-16T20:16:10.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Enable voltage and current sensors for AFCv4\n\nPreviously, the voltage and current sensors where disabled because it\nwas causing the MCH to crash with a lot of 'AMC +12V Curr' assertion /\ndeassertion messages and IPMB errors. The root cause for this\nbehavior is not yet understood, but it is somewhat related due the\nvoltage sensors SDR struct not been populated with the thresholds\n(they were all commented). I've updated all thresholds (voltages and\ncurrents) to reasonable defaults, but they might be wrong, so a more\nin depth study of the AFCv4 power rails should be conducted to obtain\nthe correct values.\n\nIt works for now, and the MCH doesn't crash, neither complain about\nout of range voltages or currents.","shortMessageHtmlLink":"Enable voltage and current sensors for AFCv4"}},{"before":"b410626861817acc9c9f5e71e5f4674eca390407","after":null,"ref":"refs/heads/fix-clk-cfg-readback-m1","pushedAt":"2024-05-08T18:58:18.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"}},{"before":"943db24ef4043cf3719b38f797901b006a80aa51","after":"ba4cab68b2655544a349b985625494931277b8a7","ref":"refs/heads/devel","pushedAt":"2024-05-08T18:54:49.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Load clock config data from EEPROM at payload initialization\n\nThe 'clock_config' global buffer should be initialized with the\ncontents of the EEPROM clock configuration segment at payload_init(),\notherwise if the board starts at M1 after reset, reading the clock\nconfiguration via IPMI will return a zeroed array.","shortMessageHtmlLink":"Load clock config data from EEPROM at payload initialization"}},{"before":"0e84f168e108f684b8f4c69ceaaef85d1451b69f","after":"b410626861817acc9c9f5e71e5f4674eca390407","ref":"refs/heads/fix-clk-cfg-readback-m1","pushedAt":"2024-05-08T18:52:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Load clock config data from EEPROM at payload initialization\n\nThe 'clock_config' global buffer should be initialized with the\ncontents of the EEPROM clock configuration segment at payload_init(),\notherwise if the board starts at M1 after reset, reading the clock\nconfiguration via IPMI will return a zeroed array.","shortMessageHtmlLink":"Load clock config data from EEPROM at payload initialization"}},{"before":"e11107c8e6705d8ce19109858344ab54f6eab9f1","after":null,"ref":"refs/heads/clk-sw-cfg-fix","pushedAt":"2024-05-08T18:26:26.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"}},{"before":null,"after":"0e84f168e108f684b8f4c69ceaaef85d1451b69f","ref":"refs/heads/fix-clk-cfg-readback-m1","pushedAt":"2024-05-08T18:26:06.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Load clock config data from EEPROM at payload initialization\n\nThe 'clock_config' global buffer should be initialized with the\ncontents of the EEPROM clonck configuration segment at payload_init(),\notherwise if the board starts at M1 after reset, reading the clock\nconfiguration via IPMI will return a zeroed array.","shortMessageHtmlLink":"Load clock config data from EEPROM at payload initialization"}},{"before":"0d0747c4a24009c4faa08d0f25eee39af6d369a2","after":"943db24ef4043cf3719b38f797901b006a80aa51","ref":"refs/heads/devel","pushedAt":"2024-05-08T14:37:39.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Fix incorrect clock switch configuration for AFCv3.1 Timing","shortMessageHtmlLink":"Fix incorrect clock switch configuration for AFCv3.1 Timing"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xMFQxNjo1MjowNy4wMDAwMDBazwAAAASyUHFR","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xMFQxNjo1MjowNy4wMDAwMDBazwAAAASyUHFR","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNS0wOFQxNDozNzozOS4wMDAwMDBazwAAAAREu8an"}},"title":"Activity · lnls-dig/openMMC"}