{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":100942867,"defaultBranch":"master","name":"litesdcard","ownerLogin":"enjoy-digital","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2017-08-21T10:50:59.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/1450143?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1727423145.0","currentOid":""},"activityList":{"items":[{"before":"25c459a8c6cad7268e15ea9d08c8fdfb26485494","after":"e37e62f0178e18873127cff1853f30f694358cf4","ref":"refs/heads/master","pushedAt":"2024-09-20T10:36:49.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"CONTRIBUTORS: Update.","shortMessageHtmlLink":"CONTRIBUTORS: Update."}},{"before":"fefee1577b2da3ea6da5dd56eeaac2ff2b8c04fc","after":"25c459a8c6cad7268e15ea9d08c8fdfb26485494","ref":"refs/heads/master","pushedAt":"2024-09-03T07:42:47.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #34 from enjoy-digital/data_i_ce_fix\n\nphy: Rework data_i_ce sampling logic (was too complicated and off by …","shortMessageHtmlLink":"Merge pull request #34 from enjoy-digital/data_i_ce_fix"}},{"before":"5f0250d29fb6340e4b8dd0384264643f7953d788","after":"60202aedc54249c75eb45ed7a1bb88e56be98f07","ref":"refs/heads/data_i_ce_fix","pushedAt":"2024-09-03T07:33:56.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Rework data_i_ce sampling logic (was too complicated and off by one cycle).","shortMessageHtmlLink":"phy: Rework data_i_ce sampling logic (was too complicated and off by …"}},{"before":null,"after":"5f0250d29fb6340e4b8dd0384264643f7953d788","ref":"refs/heads/data_i_ce_fix","pushedAt":"2024-09-02T19:34:45.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Rework data_i_ce sampling logic (was too complicated and off by one cycle).","shortMessageHtmlLink":"phy: Rework data_i_ce sampling logic (was too complicated and off by …"}},{"before":"1343b5e36224835b941eba01524392ede25ac40c","after":null,"ref":"refs/heads/fix_sampling","pushedAt":"2024-09-02T17:38:45.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"}},{"before":null,"after":"1343b5e36224835b941eba01524392ede25ac40c","ref":"refs/heads/fix_sampling","pushedAt":"2024-09-02T17:21:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy/SDPHYIO: Fix data_i_ce (following https://github.com/enjoy-digital/litesdcard/commit/809ade33137edd6db59912844b4a7ccfbe2e4e0c).\n\nSince output clk is inverted, we also need to take this into account in SDPHYIO.","shortMessageHtmlLink":"phy/SDPHYIO: Fix data_i_ce (following 809ade3)."}},{"before":"aab5d632535c2bbd0c8fe4cecc12f9337307f41e","after":"fefee1577b2da3ea6da5dd56eeaac2ff2b8c04fc","ref":"refs/heads/master","pushedAt":"2024-09-02T17:08:19.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"bench/sim: Update.","shortMessageHtmlLink":"bench/sim: Update."}},{"before":"b243b3be4bd2cc038cc2b019c8795bdf5d86d03a","after":"aab5d632535c2bbd0c8fe4cecc12f9337307f41e","ref":"refs/heads/master","pushedAt":"2024-09-02T16:54:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"bench/sim: Update.","shortMessageHtmlLink":"bench/sim: Update."}},{"before":"a0532519ccdb3194ab44d5e80f2a7ce728dc345d","after":"b243b3be4bd2cc038cc2b019c8795bdf5d86d03a","ref":"refs/heads/master","pushedAt":"2024-05-28T19:55:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"test/test_phy: Update.","shortMessageHtmlLink":"test/test_phy: Update."}},{"before":"73f1f34f77e24bb1f56cfc1e310a4b6bc769dc43","after":"a0532519ccdb3194ab44d5e80f2a7ce728dc345d","ref":"refs/heads/master","pushedAt":"2024-05-28T19:35:07.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #33 from gsomlo/gls-fix-at-50MHz\n\nRFC: phy: restore operation at lower (50MHz) sys-clk-freq","shortMessageHtmlLink":"Merge pull request #33 from gsomlo/gls-fix-at-50MHz"}},{"before":"1a3d47466552169caecbd0c5757d7eae8c28e0cb","after":"73f1f34f77e24bb1f56cfc1e310a4b6bc769dc43","ref":"refs/heads/master","pushedAt":"2024-05-28T19:32:46.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #32 from paulusmack/master\n\ngen.py: Export direction signals for controlling an external buffer","shortMessageHtmlLink":"Merge pull request #32 from paulusmack/master"}},{"before":"6d8b004b68dafab598440ccf79eb5a4bad34ca2a","after":"1a3d47466552169caecbd0c5757d7eae8c28e0cb","ref":"refs/heads/master","pushedAt":"2024-05-13T14:26:59.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Simplify Clk/CE generation.","shortMessageHtmlLink":"phy: Simplify Clk/CE generation."}},{"before":"15bc2db36607c2cebcf21f37b8c3e496a0c8fb68","after":"6d8b004b68dafab598440ccf79eb5a4bad34ca2a","ref":"refs/heads/master","pushedAt":"2024-05-13T13:53:46.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"test/test_phy: Update.","shortMessageHtmlLink":"test/test_phy: Update."}},{"before":"1e5595376ae0ad56bed0464bd5774cfc774220da","after":"15bc2db36607c2cebcf21f37b8c3e496a0c8fb68","ref":"refs/heads/master","pushedAt":"2024-05-13T12:57:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Avoid Xilinx's specific BUFG and use synchronous logic to improve timings.","shortMessageHtmlLink":"phy: Avoid Xilinx's specific BUFG and use synchronous logic to improv…"}},{"before":null,"after":"df059bf48abddfb7136fbfb2b6ef1f51cd3be01e","ref":"refs/heads/cmd_timings","pushedAt":"2024-05-13T12:56:53.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"core: Improve cmd_argument/command timings.","shortMessageHtmlLink":"core: Improve cmd_argument/command timings."}},{"before":"c28d0e4556955d8a73d568fdf5fecde0af3ef7fb","after":"1e5595376ae0ad56bed0464bd5774cfc774220da","ref":"refs/heads/master","pushedAt":"2024-01-01T14:30:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"setup.py: Add classifiers.","shortMessageHtmlLink":"setup.py: Add classifiers."}},{"before":"d740ec55d132cbdd99659af9f22d5c8607695d23","after":"c28d0e4556955d8a73d568fdf5fecde0af3ef7fb","ref":"refs/heads/master","pushedAt":"2023-12-19T09:29:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"setup.py: Switch minimum Python version to 3.7 (To allow more than 255 arguments in functions).","shortMessageHtmlLink":"setup.py: Switch minimum Python version to 3.7 (To allow more than 25…"}},{"before":"181c48b307f6e1fbafec46ea577ac9d04a6173b3","after":"d740ec55d132cbdd99659af9f22d5c8607695d23","ref":"refs/heads/master","pushedAt":"2023-12-19T09:05:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"setup.py: Improve indentation.","shortMessageHtmlLink":"setup.py: Improve indentation."}},{"before":"6072a558768b333258fd23d63ca985d4deb0d0b1","after":"181c48b307f6e1fbafec46ea577ac9d04a6173b3","ref":"refs/heads/master","pushedAt":"2023-11-14T14:07:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Use BUFG on Xilinx devices to route clocker.ce to improve timings.","shortMessageHtmlLink":"phy: Use BUFG on Xilinx devices to route clocker.ce to improve timings."}},{"before":"cf6ab89e8c224b059dd7b8327b602d8ce2e170ce","after":"6072a558768b333258fd23d63ca985d4deb0d0b1","ref":"refs/heads/master","pushedAt":"2023-11-10T09:47:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"CONTRIBUTORS: Update.","shortMessageHtmlLink":"CONTRIBUTORS: Update."}},{"before":"8f15cbefb1ca35d03899f95f5af4259cae831aea","after":null,"ref":"refs/heads/clocker_bufg","pushedAt":"2023-11-07T15:55:30.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"}},{"before":null,"after":"8f15cbefb1ca35d03899f95f5af4259cae831aea","ref":"refs/heads/timing_improvements","pushedAt":"2023-11-07T15:55:30.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Add buffers on SDPHYDATAW/R datapaths to improve timings.","shortMessageHtmlLink":"phy: Add buffers on SDPHYDATAW/R datapaths to improve timings."}},{"before":"3c9b2410dee3f114dad7450d6e0ec733369b4a98","after":"8f15cbefb1ca35d03899f95f5af4259cae831aea","ref":"refs/heads/clocker_bufg","pushedAt":"2023-11-07T15:20:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Add buffers on SDPHYDATAW/R datapaths to improve timings.","shortMessageHtmlLink":"phy: Add buffers on SDPHYDATAW/R datapaths to improve timings."}},{"before":null,"after":"3c9b2410dee3f114dad7450d6e0ec733369b4a98","ref":"refs/heads/clocker_bufg","pushedAt":"2023-11-07T14:26:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Use BUFG on Xilinx devices to route clocker.ce to improve timings.","shortMessageHtmlLink":"phy: Use BUFG on Xilinx devices to route clocker.ce to improve timings."}},{"before":"e018257aa2c5e5ac795c3e3b41ab256d150a4b52","after":"cf6ab89e8c224b059dd7b8327b602d8ce2e170ce","ref":"refs/heads/master","pushedAt":"2023-10-05T06:22:57.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #31 from gsomlo/gls-cmd-irq\n\ncore: add edge-triggered irq signal for command completion","shortMessageHtmlLink":"Merge pull request #31 from gsomlo/gls-cmd-irq"}},{"before":"15955d88ad2390dfa46f4846f7fc22bd642738db","after":"e018257aa2c5e5ac795c3e3b41ab256d150a4b52","ref":"refs/heads/master","pushedAt":"2023-07-26T14:30:20.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"phy: Update with LiteX improvements.","shortMessageHtmlLink":"phy: Update with LiteX improvements."}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yMFQxMDozNjo0OS4wMDAwMDBazwAAAAS71nns","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNy0yNlQxNDozMDoyMC4wMDAwMDBazwAAAANdpIHV"}},"title":"Activity · enjoy-digital/litesdcard"}