forked from myorangedragon/longmynd
-
Notifications
You must be signed in to change notification settings - Fork 2
/
stv0910_regs_init.h
1082 lines (1058 loc) · 68.1 KB
/
stv0910_regs_init.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/* -------------------------------------------------------------------------------------------------- */
/* The LongMynd receiver: stv0910_regs_init.h */
/* Copyright 2019 Heather Lomond */
/* -------------------------------------------------------------------------------------------------- */
/*
This file is part of longmynd.
Longmynd is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
Longmynd is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with longmynd. If not, see <https://www.gnu.org/licenses/>.
*/
#ifndef STV0910_REGS_INIT_H
#define STV0910_REGS_INIT_H
typedef struct{
uint16_t reg;
uint8_t val;
}STReg;
static STReg STV0910DefVal[STV0910_NBREGS]=
{
/* SYS registers */
/* { RSTV0910_MID, 0x51 }, MID R only */
/* { RSTV0910_DID, 0x20 }, DID R only */
{ RSTV0910_DACR1, 0x00 }, /* DACR1 DAC 1 freq=0, mode=0 */
{ RSTV0910_DACR2, 0x00 }, /* DACR2 DAC 2 freq=0, mode=0 */
{ RSTV0910_PADCFG, 0x05 }, /* PADCFG AGCRF_1 inverted, Push-pull, AGCRF_2 same*/
{ RSTV0910_OUTCFG2, 0x00 }, /* OUTCFG2 all Transport stream signals not inverted */
{ RSTV0910_OUTCFG, 0x00 }, /* OUTCFG TS2 serial pins push-pull, ts1 serial pins push-pull,
ts2 parallel pins push-pull, ts1 parallel pins push-pull
serial data output is D7 */
{ RSTV0910_IRQSTATUS3, 0x00 }, /* IRQSTATUS3 reset all pending IRQs */
{ RSTV0910_IRQSTATUS2, 0x00 }, /* IRQSTATUS2 reset all pending IRQs */
{ RSTV0910_IRQSTATUS1, 0x00 }, /* IRQSTATUS1 reset all pending IRQs */
{ RSTV0910_IRQSTATUS0, 0x00 }, /* IRQSTATUS0 reset all pending IRQs */
{ RSTV0910_IRQMASK3, 0x00 }, /* IRQMASK3 disable all IRQs */
{ RSTV0910_IRQMASK2, 0x00 }, /* IRQMASK2 disable all IRQs*/
{ RSTV0910_IRQMASK1, 0x00 }, /* IRQMASK1 disable all IRQs*/
{ RSTV0910_IRQMASK0, 0x00 }, /* IRQMASK0 disable all IRQs*/
{ RSTV0910_I2CCFG, 0x88 }, /* I2CCFG i2c fastmode enabled, auto inc by 1 */
{ RSTV0910_P1_I2CRPT, 0x38 }, /* P1_I2CRPT was 0x34, updated to 0x38
P1 repeater off, repeater speed =135/32Mhz, delay on SCL, manual stop
bidirectional SDAT2SDA */
{ RSTV0910_P2_I2CRPT, 0x38 }, /* P2_I2CRPT P2 as above */
{ RSTV0910_GPIO0CFG, 0x82 }, /* GPIO0CFG GPIO 0 push-pull iconfig = 0x01 (force to 1), non inverting */
{ RSTV0910_GPIO1CFG, 0x82 }, /* GPIO1CFG 1 " */
{ RSTV0910_GPIO2CFG, 0x82 }, /* GPIO2CFG 2 " */
{ RSTV0910_GPIO3CFG, 0x82 }, /* GPIO3CFG 3 " */
{ RSTV0910_GPIO4CFG, 0x82 }, /* GPIO4CFG 4 " */
{ RSTV0910_GPIO5CFG, 0x82 }, /* GPIO5CFG was 0x04, updated to 0x82 */
{ RSTV0910_GPIO6CFG, 0x82 }, /* GPIO6CFG was 0x06, updated to 0x82 */
{ RSTV0910_GPIO7CFG, 0x82 }, /* GPIO7CFG 7 " */
{ RSTV0910_GPIO8CFG, 0x82 }, /* GPIO8CFG 8 " */
{ RSTV0910_GPIO9CFG, 0x82 }, /* GPIO9CFG 9 " */
{ RSTV0910_GPIO10CFG, 0x82 }, /* GPIO10CFG 10 " */
{ RSTV0910_GPIO11CFG, 0x82 }, /* GPIO11CFG 11 " */
{ RSTV0910_GPIO12CFG, 0x82 }, /* GPIO12CFG 12 " */
{ RSTV0910_GPIO13CFG, 0x82 }, /* GPIO13CFG 13 " */
{ RSTV0910_GPIO14CFG, 0x82 }, /* GPIO14CFG 14 " */
{ RSTV0910_GPIO15CFG, 0x82 }, /* GPIO15CFG 15 " */
{ RSTV0910_GPIO16CFG, 0x82 }, /* GPIO16CFG 16 " */
{ RSTV0910_GPIO17CFG, 0x82 }, /* GPIO17CFG 17 " */
{ RSTV0910_GPIO18CFG, 0x82 }, /* GPIO18CFG 18 " */
{ RSTV0910_GPIO19CFG, 0x82 }, /* GPIO19CFG 19 " */
{ RSTV0910_GPIO20CFG, 0x82 }, /* GPIO20CFG 20 " */
{ RSTV0910_GPIO21CFG, 0x82 }, /* GPIO21CFG 21 " */
{ RSTV0910_GPIO22CFG, 0x82 }, /* GPIO22CFG 22 " */
{ RSTV0910_STRSTATUS1, 0x60 }, /* STRSTATUS1 was 0x93, updated to 0x60
gpio2=demod 2 detect iq inversion,
gpio1=demod 1 detect iq inversion */
{ RSTV0910_STRSTATUS2, 0x71 }, /* STRSTATUS2 gpio4=demod 2 lock, gpio3=demod 1 lock */
{ RSTV0910_STRSTATUS3, 0x82 }, /* STRSTATUS3 gpio6=demod 2 failed flag, gpio5=demod 1 failed flag */
/* FSK Registers */
{ RSTV0910_FSKTFC2, 0x8c }, /* FSKTFC2 FSK is not being used so can ignore these */
{ RSTV0910_FSKTFC1, 0x45 }, /* FSKTFC1 */
{ RSTV0910_FSKTFC0, 0xc9 }, /* FSKTFC0 */
{ RSTV0910_FSKTDELTAF1, 0x01 }, /* FSKTDELTAF1 */
{ RSTV0910_FSKTDELTAF0, 0x37 }, /* FSKTDELTAF0 */
{ RSTV0910_FSKTCTRL, 0x08 }, /* FSKTCTRL modulator on when FSKTX_EN=1,
FSKTX_OUT=Fc-df (FSKTX_IN=0) = fc+df (FSKTX_IN=1),
modulator enabled by FSKTX_EN input,
fsk modulator output second order sig-delta */
{ RSTV0910_FSKRFC2, 0x10 }, /* FSKRFC2 */
{ RSTV0910_FSKRFC1, 0x45 }, /* FSKRFC1 */
{ RSTV0910_FSKRFC0, 0xc9 }, /* FSKRFC0 */
{ RSTV0910_FSKRK1, 0x38 }, /* FSKRK1 */
{ RSTV0910_FSKRK2, 0x71 }, /* FSKRK2 */
{ RSTV0910_FSKRAGCR, 0x28 }, /* FSKRAGCR */
/* { RSTV0910_FSKRAGC, 0xff }, FSKRAGC R only */
{ RSTV0910_FSKRALPHA, 0x13 }, /* FSKRALPHA */
{ RSTV0910_FSKRPLTH1, 0x90 }, /* FSKRPLTH1 */
{ RSTV0910_FSKRPLTH0, 0xbe }, /* FSKRPLTH0 */
/* { RSTV0910_FSKRDF1, 0x80 }, FSKRDF1 R only */
/* { RSTV0910_FSKRDF0, 0x00 }, FSKRDF0 R Only */
{ RSTV0910_FSKRSTEPP, 0x58 }, /* FSKRSTEPP */
{ RSTV0910_FSKRSTEPM, 0x6f }, /* FSKRSTEPM */
/* { RSTV0910_FSKRDET1, 0x00 }, FSKRDET1 R only */
/* { RSTV0910_FSKRDET0, 0x01 }, FSKRDET0 R only */
{ RSTV0910_FSKRDTH1, 0x00 }, /* FSKRDTH1 */
{ RSTV0910_FSKRDTH0, 0xe9 }, /* FSKRDTH0 */
{ RSTV0910_FSKRLOSS, 0x4d }, /* FSKRLOSS */
/* clocks and power registers */
{ RSTV0910_NCOARSE, 0x39 }, /* NCOARSE charge pump (CP)=7 (for NDIV from 8 to 71), IDF=1 */
/* f_mclk2 = 270 MHz, = f_ref * n_div / IDF / 2. f_ref=xtal=30MHz */
{ RSTV0910_NCOARSE1, 0x12 }, /* NCOARSE1 N_DIV = 0x12 */
{ RSTV0910_NCOARSE2, 0x04 }, /* NCOARSE2 ODF=0x4 f_ana = 135MHz = f_ref * n_div / IDF / ODF*/
{ RSTV0910_SYNTCTRL, 0xc2 }, /* SYNTCTRL was 0x02, updated to 0xc2
stop all clocks except i2c, bypass pll, pll active, osc pad enabled */
{ RSTV0910_FILTCTRL, 0x01 }, /* FILTCTRL filter FSK clock not inverted, if PLL bypassed, clock from CLK1 only */
{ RSTV0910_PLLSTAT, 0x07 }, /* PLLSTAT LSB is PLL lock */
{ RSTV0910_STOPCLK1, 0x00 }, /* STOPCLK1 neither ADC interface clocks are inverted */
{ RSTV0910_STOPCLK2, 0x00 }, /* STOPCLK2 no clocks stopped */
{ RSTV0910_PREGCTL, 0x00 }, /* PREGCTL DCDC 3v3 to 2v5 on */
{ RSTV0910_TSTTNR0, 0x00 }, /* TSTTNR0 was 0x04 updated to 0x00
FSK analog cell off */
{ RSTV0910_TSTTNR1, 0x44 }, /* TSTTNR1 was 0x46 updated to 0x44
ADC1 power off. note reset=0x26, upper bits are reserved */
{ RSTV0910_TSTTNR2, 0x4b }, /* TSTTNR2 was 0x6b updated to 0x4b
I2C DiSEqC ADC 1 power off, diseqc clock div = 0xb
f_diseqc = 135MHz/2*(diseq_clk_div+17) = 2.41MHz */
{ RSTV0910_TSTTNR3, 0x46 }, /* TSTTNR3 ADC2 power on. note again reset=0x26 again 0x46 writes to reserved */
/* DMD P2 Registers */
{ RSTV0910_P2_IQCONST, 0x00 }, /* P2_IQCONST */
{ RSTV0910_P2_NOSCFG, 0x14 }, /* P2_NOSCFG */
{ RSTV0910_P2_ISYMB, 0x0e }, /* P2_ISYMB */
{ RSTV0910_P2_QSYMB, 0xfc }, /* P2_QSYMB */
{ RSTV0910_P2_AGC1CFG, 0x54 }, /* P2_AGC1CFG */
{ RSTV0910_P2_AGC1CN, 0x99 }, /* P2_AGC1CN */
{ RSTV0910_P2_AGC1REF, 0x58 }, /* P2_AGC1REF */
{ RSTV0910_P2_IDCCOMP, 0x0a }, /* P2_IDCCOMP */
{ RSTV0910_P2_QDCCOMP, 0x09 }, /* P2_QDCCOMP */
{ RSTV0910_P2_POWERI, 0x09 }, /* P2_POWERI */
{ RSTV0910_P2_POWERQ, 0x0a }, /* P2_POWERQ */
{ RSTV0910_P2_AGC1AMM, 0xfd }, /* P2_AGC1AMM */
{ RSTV0910_P2_AGC1QUAD, 0xfd }, /* P2_AGC1QUAD */
{ RSTV0910_P2_AGCIQIN1, 0x00 }, /* P2_AGCIQIN1 */
{ RSTV0910_P2_AGCIQIN0, 0x00 }, /* P2_AGCIQIN0 */
{ RSTV0910_P2_DEMOD, 0x00 }, /* P2_DEMOD */
{ RSTV0910_P2_DMDMODCOD, 0x10 }, /* P2_DMDMODCOD */
{ RSTV0910_P2_DSTATUS, 0x10 }, /* P2_DSTATUS */
{ RSTV0910_P2_DSTATUS2, 0x80 }, /* P2_DSTATUS2 */
{ RSTV0910_P2_DMDCFGMD, 0xc9 }, /* P2_DMDCFGMD */
{ RSTV0910_P2_DMDCFG2, 0x3b }, /* P2_DMDCFG2 */
{ RSTV0910_P2_DMDISTATE, 0x5c }, /* P2_DMDISTATE */
{ RSTV0910_P2_DMDT0M, 0x40 }, /* P2_DMDT0M */
{ RSTV0910_P2_DMDSTATE, 0x1c }, /* P2_DMDSTATE */
{ RSTV0910_P2_DMDFLYW, 0x00 }, /* P2_DMDFLYW */
{ RSTV0910_P2_DSTATUS3, 0x80 }, /* P2_DSTATUS3 */
{ RSTV0910_P2_DMDCFG3, 0x08 }, /* P2_DMDCFG3 */
{ RSTV0910_P2_DMDCFG4, 0x04 }, /* P2_DMDCFG4 */
{ RSTV0910_P2_CORRELMANT, 0x78 }, /* P2_CORRELMANT */
{ RSTV0910_P2_CORRELABS, 0x8C }, /* P2_CORRELABS */
{ RSTV0910_P2_CORRELEXP, 0xaa }, /* P2_CORRELEXP */
{ RSTV0910_P2_PLHMODCOD, 0x10 }, /* P2_PLHMODCOD */
{ RSTV0910_P2_DMDREG, 0x01 }, /* P2_DMDREG */
{ RSTV0910_P2_AGCNADJ, 0x00 }, /* P2_AGCNADJ */
{ RSTV0910_P2_AGCKS, 0x00 }, /* P2_AGCKS */
{ RSTV0910_P2_AGCKQ, 0x00 }, /* P2_AGCKQ */
{ RSTV0910_P2_AGCK8, 0x00 }, /* P2_AGCK8 */
{ RSTV0910_P2_AGCK16, 0x00 }, /* P2_AGCK16 */
{ RSTV0910_P2_AGCK32, 0x00 }, /* P2_AGCK32 */
{ RSTV0910_P2_AGC2O, 0x5b }, /* P2_AGC2O */
{ RSTV0910_P2_AGC2REF, 0x38 }, /* P2_AGC2REF */
{ RSTV0910_P2_AGC1ADJ, 0x58 }, /* P2_AGC1ADJ */
{ RSTV0910_P2_AGCRSADJ, 0x38 }, /* P2_AGCRSADJ */
{ RSTV0910_P2_AGCRQADJ, 0x38 }, /* P2_AGCRQADJ */
{ RSTV0910_P2_AGCR8ADJ, 0x38 }, /* P2_AGCR8ADJ */
{ RSTV0910_P2_AGCR1ADJ, 0x38 }, /* P2_AGCR1ADJ */
{ RSTV0910_P2_AGCR2ADJ, 0x38 }, /* P2_AGCR2ADJ */
{ RSTV0910_P2_AGCR3ADJ, 0x47 }, /* P2_AGCR3ADJ */
{ RSTV0910_P2_AGCREFADJ, 0x38 }, /* P2_AGCREFADJ */
{ RSTV0910_P2_AGC2I1, 0x1c }, /* P2_AGC2I1 */
{ RSTV0910_P2_AGC2I0, 0x74 }, /* P2_AGC2I0 */
{ RSTV0910_P2_CARCFG, 0x46 }, /* P2_CARCFG */
{ RSTV0910_P2_ACLC, 0x2b }, /* P2_ACLC */
{ RSTV0910_P2_BCLC, 0x1a }, /* P2_BCLC */
{ RSTV0910_P2_ACLCS2, 0x00 }, /* P2_ACLCS2 */
{ RSTV0910_P2_BCLCS2, 0x00 }, /* P2_BCLCS2 */
{ RSTV0910_P2_CARFREQ, 0x79 }, /* P2_CARFREQ */
{ RSTV0910_P2_CARHDR, 0x1c }, /* P2_CARHDR */
{ RSTV0910_P2_LDT, 0xd0 }, /* P2_LDT */
{ RSTV0910_P2_LDT2, 0xb8 }, /* P2_LDT2 */
{ RSTV0910_P2_CFRICFG, 0xf9 }, /* P2_CFRICFG */
{ RSTV0910_P2_CFRUP1, 0x0e }, /* P2_CFRUP1 */
{ RSTV0910_P2_CFRUP0, 0x69 }, /* P2_CFRUP0 */
{ RSTV0910_P2_CFRIBASE1, 0x01 }, /* P2_CFRIBASE1 */
{ RSTV0910_P2_CFRIBASE0, 0xf5 }, /* P2_CFRIBASE0 */
{ RSTV0910_P2_CFRLOW1, 0xf1 }, /* P2_CFRLOW1 */
{ RSTV0910_P2_CFRLOW0, 0x97 }, /* P2_CFRLOW0 */
{ RSTV0910_P2_CFRINIT1, 0x01 }, /* P2_CFRINIT1 */
{ RSTV0910_P2_CFRINIT0, 0xf5 }, /* P2_CFRINIT0 */
{ RSTV0910_P2_CFRINC1, 0x03 }, /* P2_CFRINC1 */
{ RSTV0910_P2_CFRINC0, 0x8e }, /* P2_CFRINC0 */
{ RSTV0910_P2_CFR2, 0x01 }, /* P2_CFR2 */
{ RSTV0910_P2_CFR1, 0xf5 }, /* P2_CFR1 */
{ RSTV0910_P2_CFR0, 0x00 }, /* P2_CFR0 */
{ RSTV0910_P2_LDI, 0xb6 }, /* P2_LDI */
{ RSTV0910_P2_TMGCFG, 0xd3 }, /* P2_TMGCFG */
{ RSTV0910_P2_RTC, 0x68 }, /* P2_RTC */
{ RSTV0910_P2_RTCS2, 0x68 }, /* P2_RTCS2 */
{ RSTV0910_P2_TMGTHRISE, 0x1e }, /* P2_TMGTHRISE */
{ RSTV0910_P2_TMGTHFALL, 0x08 }, /* P2_TMGTHFALL */
{ RSTV0910_P2_SFRUPRATIO, 0x20 }, /* P2_SFRUPRATIO */
{ RSTV0910_P2_SFRLOWRATIO, 0xd0 }, /* P2_SFRLOWRATIO */
{ RSTV0910_P2_KTTMG, 0xa0 }, /* P2_KTTMG */
{ RSTV0910_P2_KREFTMG, 0x80 }, /* P2_KREFTMG */
{ RSTV0910_P2_SFRSTEP, 0x88 }, /* P2_SFRSTEP */
{ RSTV0910_P2_TMGCFG2, 0x80 }, /* P2_TMGCFG2 */
{ RSTV0910_P2_KREFTMG2, 0x80 }, /* P2_KREFTMG2 */
{ RSTV0910_P2_TMGCFG3, 0x06 }, /* P2_TMGCFG3 */
{ RSTV0910_P2_SFRINIT1, 0x38 }, /* P2_SFRINIT1 */
{ RSTV0910_P2_SFRINIT0, 0xe3 }, /* P2_SFRINIT0 */
{ RSTV0910_P2_SFRUP1, 0x3f }, /* P2_SFRUP1 */
{ RSTV0910_P2_SFRUP0, 0xff }, /* P2_SFRUP0 */
{ RSTV0910_P2_SFRLOW1, 0x2e }, /* P2_SFRLOW1 */
{ RSTV0910_P2_SFRLOW0, 0x39 }, /* P2_SFRLOW0 */
{ RSTV0910_P2_SFR3, 0x38 }, /* P2_SFR3 */
{ RSTV0910_P2_SFR2, 0xe3 }, /* P2_SFR2 */
{ RSTV0910_P2_SFR1, 0x00 }, /* P2_SFR1 */
{ RSTV0910_P2_SFR0, 0x00 }, /* P2_SFR0 */
{ RSTV0910_P2_TMGREG2, 0x00 }, /* P2_TMGREG2 */
{ RSTV0910_P2_TMGREG1, 0x00 }, /* P2_TMGREG1 */
{ RSTV0910_P2_TMGREG0, 0x00 }, /* P2_TMGREG0 */
{ RSTV0910_P2_TMGLOCK1, 0xe4 }, /* P2_TMGLOCK1 */
{ RSTV0910_P2_TMGLOCK0, 0x00 }, /* P2_TMGLOCK0 */
{ RSTV0910_P2_TMGOBS, 0x10 }, /* P2_TMGOBS */
{ RSTV0910_P2_EQUALCFG, 0x41 }, /* P2_EQUALCFG */
{ RSTV0910_P2_EQUAI1, 0x00 }, /* P2_EQUAI1 */
{ RSTV0910_P2_EQUAQ1, 0x00 }, /* P2_EQUAQ1 */
{ RSTV0910_P2_EQUAI2, 0x00 }, /* P2_EQUAI2 */
{ RSTV0910_P2_EQUAQ2, 0x00 }, /* P2_EQUAQ2 */
{ RSTV0910_P2_EQUAI3, 0x00 }, /* P2_EQUAI3 */
{ RSTV0910_P2_EQUAQ3, 0x00 }, /* P2_EQUAQ3 */
{ RSTV0910_P2_EQUAI4, 0x00 }, /* P2_EQUAI4 */
{ RSTV0910_P2_EQUAQ4, 0x00 }, /* P2_EQUAQ4 */
{ RSTV0910_P2_EQUAI5, 0x00 }, /* P2_EQUAI5 */
{ RSTV0910_P2_EQUAQ5, 0x00 }, /* P2_EQUAQ5 */
{ RSTV0910_P2_EQUAI6, 0x00 }, /* P2_EQUAI6 */
{ RSTV0910_P2_EQUAQ6, 0x00 }, /* P2_EQUAQ6 */
{ RSTV0910_P2_EQUAI7, 0x00 }, /* P2_EQUAI7 */
{ RSTV0910_P2_EQUAQ7, 0x00 }, /* P2_EQUAQ7 */
{ RSTV0910_P2_EQUAI8, 0x00 }, /* P2_EQUAI8 */
{ RSTV0910_P2_EQUAQ8, 0x00 }, /* P2_EQUAQ8 */
{ RSTV0910_P2_NNOSDATAT1, 0xff }, /* P2_NNOSDATAT1 */
{ RSTV0910_P2_NNOSDATAT0, 0xff }, /* P2_NNOSDATAT0 */
{ RSTV0910_P2_NNOSDATA1, 0xff }, /* P2_NNOSDATA1 */
{ RSTV0910_P2_NNOSDATA0, 0xff }, /* P2_NNOSDATA0 */
{ RSTV0910_P2_NNOSPLHT1, 0xff }, /* P2_NNOSPLHT1 */
{ RSTV0910_P2_NNOSPLHT0, 0xff }, /* P2_NNOSPLHT0 */
{ RSTV0910_P2_NNOSPLH1, 0xff }, /* P2_NNOSPLH1 */
{ RSTV0910_P2_NNOSPLH0, 0xff }, /* P2_NNOSPLH0 */
{ RSTV0910_P2_NOSDATAT1, 0xff }, /* P2_NOSDATAT1 */
{ RSTV0910_P2_NOSDATAT0, 0xff }, /* P2_NOSDATAT0 */
{ RSTV0910_P2_NNOSFRAME1, 0xff }, /* P2_NNOSFRAME1 */
{ RSTV0910_P2_NNOSFRAME0, 0xff }, /* P2_NNOSFRAME0 */
{ RSTV0910_P2_NNOSRAD1, 0x00 }, /* P2_NNOSRAD1 */
{ RSTV0910_P2_NNOSRAD0, 0x00 }, /* P2_NNOSRAD0 */
{ RSTV0910_P2_NOSCFGF1, 0x00 }, /* P2_NOSCFGF1 */
{ RSTV0910_P2_NOSCFGF2, 0x00 }, /* P2_NOSCFGF2 */
{ RSTV0910_P2_CAR2CFG, 0x06 }, /* P2_CAR2CFG */
{ RSTV0910_P2_CFR2CFR1, 0xe5 }, /* P2_CFR2CFR1 */
{ RSTV0910_P2_CAR3CFG, 0x02 }, /* P2_CAR3CFG */
{ RSTV0910_P2_CFR22, 0x00 }, /* P2_CFR22 */
{ RSTV0910_P2_CFR21, 0x00 }, /* P2_CFR21 */
{ RSTV0910_P2_CFR20, 0x00 }, /* P2_CFR20 */
{ RSTV0910_P2_ACLC2S2Q, 0x0b }, /* P2_ACLC2S2Q */
{ RSTV0910_P2_ACLC2S28, 0x0a }, /* P2_ACLC2S28 */
{ RSTV0910_P2_ACLC2S216A, 0x49 }, /* P2_ACLC2S216A */
{ RSTV0910_P2_ACLC2S232A, 0x48 }, /* P2_ACLC2S232A */
{ RSTV0910_P2_BCLC2S2Q, 0x84 }, /* P2_BCLC2S2Q */
{ RSTV0910_P2_BCLC2S28, 0x84 }, /* P2_BCLC2S28 */
{ RSTV0910_P2_BCLC2S216A, 0x84 }, /* P2_BCLC2S216A */
{ RSTV0910_P2_BCLC2S232A, 0x84 }, /* P2_BCLC2S232A */
{ RSTV0910_P2_PLROOT2, 0x00 }, /* P2_PLROOT2 */
{ RSTV0910_P2_PLROOT1, 0x00 }, /* P2_PLROOT1 */
{ RSTV0910_P2_PLROOT0, 0x01 }, /* P2_PLROOT0 */
{ RSTV0910_P2_MODCODLST0, 0xff }, /* P2_MODCODLST0 */
{ RSTV0910_P2_MODCODLST1, 0xfc }, /* P2_MODCODLST1 */
{ RSTV0910_P2_MODCODLST2, 0x00 }, /* P2_MODCODLST2 */
{ RSTV0910_P2_MODCODLST3, 0x00 }, /* P2_MODCODLST3 */
{ RSTV0910_P2_MODCODLST4, 0x00 }, /* P2_MODCODLST4 */
{ RSTV0910_P2_MODCODLST5, 0x00 }, /* P2_MODCODLST5 */
{ RSTV0910_P2_MODCODLST6, 0x00 }, /* P2_MODCODLST6 */
{ RSTV0910_P2_MODCODLST7, 0xc0 }, /* P2_MODCODLST7 */
{ RSTV0910_P2_MODCODLST8, 0x00 }, /* P2_MODCODLST8 */
{ RSTV0910_P2_MODCODLST9, 0x00 }, /* P2_MODCODLST9 */
{ RSTV0910_P2_MODCODLSTA, 0xc0 }, /* P2_MODCODLSTA */
{ RSTV0910_P2_MODCODLSTB, 0x00 }, /* P2_MODCODLSTB */
{ RSTV0910_P2_MODCODLSTC, 0x00 }, /* P2_MODCODLSTC */
{ RSTV0910_P2_MODCODLSTD, 0x00 }, /* P2_MODCODLSTD */
{ RSTV0910_P2_MODCODLSTE, 0x00 }, /* P2_MODCODLSTE */
{ RSTV0910_P2_MODCODLSTF, 0x0f }, /* P2_MODCODLSTF */
{ RSTV0910_P2_GAUSSR0, 0x98 }, /* P2_GAUSSR0 */
{ RSTV0910_P2_CCIR0, 0x30 }, /* P2_CCIR0 */
{ RSTV0910_P2_CCIQUANT, 0xac }, /* P2_CCIQUANT */
{ RSTV0910_P2_CCITHRES, 0x50 }, /* P2_CCITHRES */
{ RSTV0910_P2_CCIACC, 0x00 }, /* P2_CCIACC */
{ RSTV0910_P2_DSTATUS4, 0x64 }, /* P2_DSTATUS4 */
{ RSTV0910_P2_DMDRESCFG, 0x29 }, /* P2_DMDRESCFG */
{ RSTV0910_P2_DMDRESADR, 0x00 }, /* P2_DMDRESADR */
{ RSTV0910_P2_DMDRESDATA7, 0x00 }, /* P2_DMDRESDATA7 */
{ RSTV0910_P2_DMDRESDATA6, 0x00 }, /* P2_DMDRESDATA6 */
{ RSTV0910_P2_DMDRESDATA5, 0x00 }, /* P2_DMDRESDATA5 */
{ RSTV0910_P2_DMDRESDATA4, 0x00 }, /* P2_DMDRESDATA4 */
{ RSTV0910_P2_DMDRESDATA3, 0x00 }, /* P2_DMDRESDATA3 */
{ RSTV0910_P2_DMDRESDATA2, 0x00 }, /* P2_DMDRESDATA2 */
{ RSTV0910_P2_DMDRESDATA1, 0x00 }, /* P2_DMDRESDATA1 */
{ RSTV0910_P2_DMDRESDATA0, 0x00 }, /* P2_DMDRESDATA0 */
{ RSTV0910_P2_FFEI1, 0x00 }, /* P2_FFEI1 */
{ RSTV0910_P2_FFEQ1, 0x00 }, /* P2_FFEQ1 */
{ RSTV0910_P2_FFEI2, 0x00 }, /* P2_FFEI2 */
{ RSTV0910_P2_FFEQ2, 0x00 }, /* P2_FFEQ2 */
{ RSTV0910_P2_FFEI3, 0x00 }, /* P2_FFEI3 */
{ RSTV0910_P2_FFEQ3, 0x00 }, /* P2_FFEQ3 */
{ RSTV0910_P2_FFEI4, 0x00 }, /* P2_FFEI4 */
{ RSTV0910_P2_FFEQ4, 0x00 }, /* P2_FFEQ4 */
{ RSTV0910_P2_FFECFG, 0x71 }, /* P2_FFECFG */
{ RSTV0910_P2_TNRCFG2, 0x02 }, /* P2_TNRCFG2 */
{ RSTV0910_P2_SMAPCOEF7, 0x00 }, /* P2_SMAPCOEF7 */
{ RSTV0910_P2_SMAPCOEF6, 0x00 }, /* P2_SMAPCOEF6 */
{ RSTV0910_P2_SMAPCOEF5, 0x00 }, /* P2_SMAPCOEF5 */
{ RSTV0910_P2_SMAPCOEF4, 0x00 }, /* P2_SMAPCOEF4 */
{ RSTV0910_P2_SMAPCOEF3, 0x00 }, /* P2_SMAPCOEF3 */
{ RSTV0910_P2_SMAPCOEF2, 0x00 }, /* P2_SMAPCOEF2 */
{ RSTV0910_P2_SMAPCOEF1, 0x00 }, /* P2_SMAPCOEF1 */
{ RSTV0910_P2_SMAPCOEF0, 0x71 }, /* P2_SMAPCOEF0 */
{ RSTV0910_P2_NOSTHRES1, 0x60 }, /* P2_NOSTHRES1 */
{ RSTV0910_P2_NOSTHRES2, 0x69 }, /* P2_NOSTHRES2 */
{ RSTV0910_P2_NOSDIFF1, 0x80 }, /* P2_NOSDIFF1 */
{ RSTV0910_P2_RAINFADE, 0x35 }, /* P2_RAINFADE */
{ RSTV0910_P2_NOSRAMCFG, 0x28 }, /* P2_NOSRAMCFG */
{ RSTV0910_P2_NOSRAMPOS, 0x26 }, /* P2_NOSRAMPOS */
{ RSTV0910_P2_NOSRAMVAL, 0x86 }, /* P2_NOSRAMVAL */
{ RSTV0910_P2_DMDPLHSTAT, 0x00 }, /* P2_DMDPLHSTAT */
{ RSTV0910_P2_LOCKTIME3, 0xc0 }, /* P2_LOCKTIME3 */
{ RSTV0910_P2_LOCKTIME2, 0xd2 }, /* P2_LOCKTIME2 */
{ RSTV0910_P2_LOCKTIME1, 0x3b }, /* P2_LOCKTIME1 */
{ RSTV0910_P2_LOCKTIME0, 0x46 }, /* P2_LOCKTIME0 */
/* DVB1 P2 Registers */
{ RSTV0910_P2_VITSCALE, 0x80 }, /* P2_VITSCALE */
{ RSTV0910_P2_FECM, 0x00 }, /* P2_FECM */
{ RSTV0910_P2_VTH12, 0xd7 }, /* P2_VTH12 */
{ RSTV0910_P2_VTH23, 0x85 }, /* P2_VTH23 */
{ RSTV0910_P2_VTH34, 0x58 }, /* P2_VTH34 */
{ RSTV0910_P2_VTH56, 0x3a }, /* P2_VTH56 */
{ RSTV0910_P2_VTH67, 0x34 }, /* P2_VTH67 */
{ RSTV0910_P2_VTH78, 0x28 }, /* P2_VTH78 */
{ RSTV0910_P2_VITCURPUN, 0x0d }, /* P2_VITCURPUN */
{ RSTV0910_P2_VERROR, 0xff }, /* P2_VERROR */
{ RSTV0910_P2_PRVIT, 0x2f }, /* P2_PRVIT */
{ RSTV0910_P2_VAVSRVIT, 0x00 }, /* P2_VAVSRVIT */
{ RSTV0910_P2_VSTATUSVIT, 0xa6 }, /* P2_VSTATUSVIT */
{ RSTV0910_P2_VTHINUSE, 0xd7 }, /* P2_VTHINUSE */
{ RSTV0910_P2_KDIV12, 0x27 }, /* P2_KDIV12 */
{ RSTV0910_P2_KDIV23, 0x32 }, /* P2_KDIV23 */
{ RSTV0910_P2_KDIV34, 0x32 }, /* P2_KDIV34 */
{ RSTV0910_P2_KDIV56, 0x32 }, /* P2_KDIV56 */
{ RSTV0910_P2_KDIV67, 0x32 }, /* P2_KDIV67 */
{ RSTV0910_P2_KDIV78, 0x50 }, /* P2_KDIV78 */
{ RSTV0910_P2_TSPIDFLT1, 0x00 }, /* P2_TSPIDFLT1 */
{ RSTV0910_P2_TSPIDFLT0, 0x00 }, /* P2_TSPIDFLT0 */
/* DVB2 P2 Registers */
{ RSTV0910_P2_PDELCTRL0, 0x01 }, /* P2_PDELCTRL0 */
{ RSTV0910_P2_PDELCTRL1, 0x00 }, /* P2_PDELCTRL1 */
{ RSTV0910_P2_PDELCTRL2, 0x20 }, /* P2_PDELCTRL2 */
{ RSTV0910_P2_HYSTTHRESH, 0x41 }, /* P2_HYSTTHRESH */
{ RSTV0910_P2_UPLCCST0, 0xe6 }, /* P2_UPLCCST0 */
{ RSTV0910_P2_ISIENTRY, 0x00 }, /* P2_ISIENTRY */
{ RSTV0910_P2_ISIBITENA, 0x00 }, /* P2_ISIBITENA */
{ RSTV0910_P2_MATSTR1, 0xf0 }, /* P2_MATSTR1 */
{ RSTV0910_P2_MATSTR0, 0x00 }, /* P2_MATSTR0 */
{ RSTV0910_P2_UPLSTR1, 0x05 }, /* P2_UPLSTR1 */
{ RSTV0910_P2_UPLSTR0, 0xe0 }, /* P2_UPLSTR0 */
{ RSTV0910_P2_DFLSTR1, 0x7d }, /* P2_DFLSTR1 */
{ RSTV0910_P2_DFLSTR0, 0x80 }, /* P2_DFLSTR0 */
{ RSTV0910_P2_SYNCSTR, 0x47 }, /* P2_SYNCSTR */
{ RSTV0910_P2_SYNCDSTR1, 0x00 }, /* P2_SYNCDSTR1 */
{ RSTV0910_P2_SYNCDSTR0, 0x00 }, /* P2_SYNCDSTR0 */
{ RSTV0910_P2_PDELSTATUS1, 0x94 }, /* P2_PDELSTATUS1 */
{ RSTV0910_P2_PDELSTATUS2, 0x92 }, /* P2_PDELSTATUS2 */
{ RSTV0910_P2_BBFCRCKO1, 0x00 }, /* P2_BBFCRCKO1 */
{ RSTV0910_P2_BBFCRCKO0, 0x00 }, /* P2_BBFCRCKO0 */
{ RSTV0910_P2_UPCRCKO1, 0x00 }, /* P2_UPCRCKO1 */
{ RSTV0910_P2_UPCRCKO0, 0x00 }, /* P2_UPCRCKO0 */
{ RSTV0910_P2_PDELCTRL3, 0x00 }, /* P2_PDELCTRL3 */
/* TS P2 Registers */
{ RSTV0910_P2_TSSTATEM, 0xf0 }, /* P2_TSSTATEM */
{ RSTV0910_P2_TSSTATEL, 0x12 }, /* P2_TSSTATEL */
{ RSTV0910_P2_TSCFGH, 0x80 }, /* P2_TSCFGH */
{ RSTV0910_P2_TSCFGM, 0x04 }, /* P2_TSCFGM */
{ RSTV0910_P2_TSCFGL, 0x20 }, /* P2_TSCFGL */
{ RSTV0910_P2_TSSYNC, 0x00 }, /* P2_TSSYNC */
{ RSTV0910_P2_TSINSDELH, 0x00 }, /* P2_TSINSDELH */
{ RSTV0910_P2_TSINSDELM, 0x00 }, /* P2_TSINSDELM */
{ RSTV0910_P2_TSINSDELL, 0x00 }, /* P2_TSINSDELL */
{ RSTV0910_P2_TSDIVN, 0x03 }, /* P2_TSDIVN */
{ RSTV0910_P2_TSCFG4, 0x00 }, /* P2_TSCFG4 */
{ RSTV0910_P2_TSSPEED, 0x33 }, /* P2_TSSPEED */
/* { RSTV0910_P2_TSSTATUS, 0x52 }, P2_TSSTATUS */
{ RSTV0910_P2_TSSTATUS2, 0x02 }, /* P2_TSSTATUS2 */
{ RSTV0910_P2_TSBITRATE1, 0x00 }, /* P2_TSBITRATE1 */
{ RSTV0910_P2_TSBITRATE0, 0x03 }, /* P2_TSBITRATE0 */
{ RSTV0910_P2_TSPACKLEN1, 0x00 }, /* P2_TSPACKLEN1 */
{ RSTV0910_P2_TSDLY2, 0x00 }, /* P2_TSDLY2 */
{ RSTV0910_P2_TSDLY1, 0x00 }, /* P2_TSDLY1 */
{ RSTV0910_P2_TSDLY0, 0x00 }, /* P2_TSDLY0 */
{ RSTV0910_P2_TSNPDAV, 0x00 }, /* P2_TSNPDAV */
{ RSTV0910_P2_TSBUFSTAT2, 0x00 }, /* P2_TSBUFSTAT2 */
{ RSTV0910_P2_TSBUFSTAT1, 0x00 }, /* P2_TSBUFSTAT1 */
{ RSTV0910_P2_TSBUFSTAT0, 0x00 }, /* P2_TSBUFSTAT0 */
{ RSTV0910_P2_TSDEBUGL, 0x04 }, /* P2_TSDEBUGL */
{ RSTV0910_P2_TSDLYSET2, 0x01 }, /* P2_TSDLYSET2 */
{ RSTV0910_P2_TSDLYSET1, 0x18 }, /* P2_TSDLYSET1 */
{ RSTV0910_P2_TSDLYSET0, 0x00 }, /* P2_TSDLYSET0 */
{ RSTV0910_P2_ERRCTRL1, 0x67 }, /* P2_ERRCTRL1 */
{ RSTV0910_P2_ERRCNT12, 0x00 }, /* P2_ERRCNT12 */
{ RSTV0910_P2_ERRCNT11, 0x00 }, /* P2_ERRCNT11 */
{ RSTV0910_P2_ERRCNT10, 0x00 }, /* P2_ERRCNT10 */
{ RSTV0910_P2_ERRCTRL2, 0xc1 }, /* P2_ERRCTRL2 */
{ RSTV0910_P2_ERRCNT22, 0x00 }, /* P2_ERRCNT22 */
{ RSTV0910_P2_ERRCNT21, 0x00 }, /* P2_ERRCNT21 */
{ RSTV0910_P2_ERRCNT20, 0x00 }, /* P2_ERRCNT20 */
{ RSTV0910_P2_FECSPY, 0xa8 }, /* P2_FECSPY */
{ RSTV0910_P2_FSPYCFG, 0x2c }, /* P2_FSPYCFG */
{ RSTV0910_P2_FSPYDATA, 0x3a }, /* P2_FSPYDATA */
{ RSTV0910_P2_FSPYOUT, 0x07 }, /* P2_FSPYOUT */
{ RSTV0910_P2_FSTATUS, 0x00 }, /* P2_FSTATUS */
{ RSTV0910_P2_FBERCPT4, 0x00 }, /* P2_FBERCPT4 */
{ RSTV0910_P2_FBERCPT3, 0x00 }, /* P2_FBERCPT3 */
{ RSTV0910_P2_FBERCPT2, 0x00 }, /* P2_FBERCPT2 */
{ RSTV0910_P2_FBERCPT1, 0x00 }, /* P2_FBERCPT1 */
{ RSTV0910_P2_FBERCPT0, 0x00 }, /* P2_FBERCPT0 */
{ RSTV0910_P2_FBERERR2, 0x00 }, /* P2_FBERERR2 */
{ RSTV0910_P2_FBERERR1, 0x00 }, /* P2_FBERERR1 */
{ RSTV0910_P2_FBERERR0, 0x00 }, /* P2_FBERERR0 */
{ RSTV0910_P2_FSPYBER, 0x12 }, /* P2_FSPYBER */
{ RSTV0910_P2_SFERROR, 0xff }, /* P2_SFERROR */
/* SFEC P2 Registers */
{ RSTV0910_P2_SFECSTATUS, 0x46 }, /* P2_SFECSTATUS */
{ RSTV0910_P2_SFKDIV12, 0x1f }, /* P2_SFKDIV12 */
{ RSTV0910_P2_SFKDIV23, 0x22 }, /* P2_SFKDIV23 */
{ RSTV0910_P2_SFKDIV34, 0x24 }, /* P2_SFKDIV34 */
{ RSTV0910_P2_SFKDIV56, 0x24 }, /* P2_SFKDIV56 */
{ RSTV0910_P2_SFKDIV67, 0x29 }, /* P2_SFKDIV67 */
{ RSTV0910_P2_SFKDIV78, 0x2c }, /* P2_SFKDIV78 */
{ RSTV0910_P2_SFSTATUS, 0x4e }, /* P2_SFSTATUS */
{ RSTV0910_P2_SFDLYSET2, 0x00 }, /* P2_SFDLYSET2 */
{ RSTV0910_P2_SFERRCTRL, 0x94 }, /* P2_SFERRCTRL */
{ RSTV0910_P2_SFERRCNT2, 0x80 }, /* P2_SFERRCNT2 */
{ RSTV0910_P2_SFERRCNT1, 0x00 }, /* P2_SFERRCNT1 */
{ RSTV0910_P2_SFERRCNT0, 0x00 }, /* P2_SFERRCNT0 */
/* DMD P1 Registers */
{ RSTV0910_P1_IQCONST, 0x00 }, /* P1_IQCONST */
{ RSTV0910_P1_NOSCFG, 0x14 }, /* P1_NOSCFG */
{ RSTV0910_P1_ISYMB, 0x0e }, /* P1_ISYMB was 0xfe */
{ RSTV0910_P1_QSYMB, 0xf7 }, /* P1_QSYMB was 0x07 */
{ RSTV0910_P1_AGC1CFG, 0x54 }, /* P1_AGC1CFG */
{ RSTV0910_P1_AGC1CN, 0x99 }, /* P1_AGC1CN */
{ RSTV0910_P1_AGC1REF, 0x58 }, /* P1_AGC1REF */
{ RSTV0910_P1_IDCCOMP, 0x0a }, /* P1_IDCCOMP was 0x09 */
{ RSTV0910_P1_QDCCOMP, 0x09 }, /* P1_QDCCOMP was 0xf6 */
{ RSTV0910_P1_POWERI, 0x09 }, /* P1_POWERI */
{ RSTV0910_P1_POWERQ, 0x0a }, /* P1_POWERQ was 0x09 */
{ RSTV0910_P1_AGC1AMM, 0xfd }, /* P1_AGC1AMM */
{ RSTV0910_P1_AGC1QUAD, 0x05 }, /* P1_AGC1QUAD */
{ RSTV0910_P1_AGCIQIN1, 0x00 }, /* P1_AGCIQIN1 */
{ RSTV0910_P1_AGCIQIN0, 0x00 }, /* P1_AGCIQIN0 */
/* demodulator registers */
{ RSTV0910_P1_DEMOD, 0x00 }, /* P1_DEMOD auto rolloff, auto spectral inversion, auto DVBs1 rolloff, 35% */
{ RSTV0910_P1_DMDMODCOD, 0x10 }, /* P1_DMDMODCOD mmodcod auto */
/* { RSTV0910_P1_DSTATUS, 0x10 }, P1_DSTATUS R only */
/* { RSTV0910_P1_DSTATUS2, 0x80 }, P1_DSTATUS2 R only */
{ RSTV0910_P1_DMDCFGMD, 0xc9 }, /* P1_DMDCFGMD */
{ RSTV0910_P1_DMDCFG2, 0x3b }, /* P1_DMDCFG2 parallel search (DVBS/S2, infinite relock tries, */
{ RSTV0910_P1_DMDISTATE, 0x5c }, /* P1_DMDISTATE */
{ RSTV0910_P1_DMDT0M, 0x40 }, /* P1_DMDT0M */
/* { RSTV0910_P1_DMDSTATE, 0x1c }, P1_DMDSTATE R only */
/* { RSTV0910_P1_DMDFLYW, 0x00 }, P1_DMDFLYW R only */
/* { RSTV0910_P1_DSTATUS3, 0x80 }, P1_DSTATUS3 R only */
{ RSTV0910_P1_DMDCFG3, 0x08 }, /* P1_DMDCFG3 if FIFO is full lose data */
{ RSTV0910_P1_DMDCFG4, 0x04 }, /* P1_DMDCFG4 soft increment of tuner */
/* correlator registers */
{ RSTV0910_P1_CORRELMANT, 0x78 }, /* P1_CORRELMANT */
{ RSTV0910_P1_CORRELABS, 0x8c }, /* P1_CORRELABS */
{ RSTV0910_P1_CORRELEXP, 0xaa }, /* P1_CORRELEXP */
{ RSTV0910_P1_PLHMODCOD, 0x10 }, /* P1_PLHMODCOD */
{ RSTV0910_P1_DMDREG, 0x01 }, /* P1_DMDREG eliminates 1 frame in 2 if noise high */
/* AGC regigesters */
{ RSTV0910_P1_AGCNADJ, 0x00 }, /* P1_AGCNADJ */
{ RSTV0910_P1_AGCKS, 0x00 }, /* P1_AGCKS */
{ RSTV0910_P1_AGCKQ, 0x00 }, /* P1_AGCKQ */
{ RSTV0910_P1_AGCK8, 0x00 }, /* P1_AGCK8 */
{ RSTV0910_P1_AGCK16, 0x00 }, /* P1_AGCK16 */
{ RSTV0910_P1_AGCK32, 0x00 }, /* P1_AGCK32 */
{ RSTV0910_P1_AGC2O, 0x5b }, /* P1_AGC2O */
{ RSTV0910_P1_AGC2REF, 0x38 }, /* P1_AGC2REF */
{ RSTV0910_P1_AGC1ADJ, 0x58 }, /* P1_AGC1ADJ */
{ RSTV0910_P1_AGCRSADJ, 0x38 }, /* P1_AGCRSADJ */
{ RSTV0910_P1_AGCRQADJ, 0x38 }, /* P1_AGCRQADJ */
{ RSTV0910_P1_AGCR8ADJ, 0x38 }, /* P1_AGCR8ADJ */
{ RSTV0910_P1_AGCR1ADJ, 0x38 }, /* P1_AGCR1ADJ */
{ RSTV0910_P1_AGCR2ADJ, 0x38 }, /* P1_AGCR2ADJ */
{ RSTV0910_P1_AGCR3ADJ, 0x47 }, /* P1_AGCR3ADJ */
{ RSTV0910_P1_AGCREFADJ, 0x38 }, /* P1_AGCREFADJ */
{ RSTV0910_P1_AGC2I1, 0x1c }, /* P1_AGC2I1 was 0x0b */
{ RSTV0910_P1_AGC2I0, 0x74 }, /* P1_AGC2I0 was 0x61*/
/* carrier loop registers */
{ RSTV0910_P1_CARCFG, 0x46 }, /* P1_CARCFG de_rotator is active, algorithm=citroes 2 */
{ RSTV0910_P1_ACLC, 0x2b }, /* P1_ACLC alpha=2:0xb mostly fastest DVBS use */
{ RSTV0910_P1_BCLC, 0x1a }, /* P1_BCLC beta=1:0xa DVBS use */
{ RSTV0910_P1_ACLCS2, 0x00 }, /* P1_ACLCS2 */
{ RSTV0910_P1_BCLCS2, 0x00 }, /* P1_BCLCS2 */
{ RSTV0910_P1_CARFREQ, 0x79 }, /* P1_CARFREQ course loop coeff=0x7 (mid) DVBS1 beta freq coeff=0x9 mid */
{ RSTV0910_P1_CARHDR, 0x1c }, /* P1_CARHDR DVBS2 freq_hdr */
{ RSTV0910_P1_LDT, 0xd0 }, /* P1_LDT +ve threshold for lock detect =0xd0 (reset value)*/
{ RSTV0910_P1_LDT2, 0xb8 }, /* P1_LDT2 -ve threshold =0xb8 (reset) */
{ RSTV0910_P1_CFRICFG, 0xf9 }, /* P1_CFRICFG was 0xf8 CFRINIT +ve increments mode */
{ RSTV0910_P1_CFRUP1, 0x0e }, /* P1_CFRUP1 */
{ RSTV0910_P1_CFRUP0, 0x69 }, /* P1_CFRUP0 */
{ RSTV0910_P1_CFRIBASE1, 0x01 }, /* P1_CFRIBASE1 was 0xff */
{ RSTV0910_P1_CFRIBASE0, 0xf5 }, /* P1_CFRIBASE0 was 0x7a */
{ RSTV0910_P1_CFRLOW1, 0xf1 }, /* P1_CFRLOW1 lower limit if not in auto MSByte */
{ RSTV0910_P1_CFRLOW0, 0x97 }, /* P1_CFRLOW0 LSByte */
{ RSTV0910_P1_CFRINIT1, 0x01 }, /* P1_CFRINIT1 was 0xff inital carrier offset MSByte */
{ RSTV0910_P1_CFRINIT0, 0xf5 }, /* P1_CFRINIT0 was 0x7a cfr_init (MHz)=ckadc * CFR_INIT /2^16 LSByte */
{ RSTV0910_P1_CFRINC1, 0x03 }, /* P1_CFRINC1 step size (MHz)=MCLK*CFR_INC/2^13 [13:8} */
{ RSTV0910_P1_CFRINC0, 0x8e }, /* P1_CFRINC0 was 0x10 step size [7:0]
note someting off about spec here .. last 2 bits */
{ RSTV0910_P1_CFR2, 0x01 }, /* P1_CFR2 was 0xff carrier offset (in MHz) - mclk * freq / 2^24 [23:16] */
{ RSTV0910_P1_CFR1, 0xf5 }, /* P1_CFR1 was 0x7a [15:8] */
{ RSTV0910_P1_CFR0, 0x00 }, /* P1_CFR0 [7:0] */
{ RSTV0910_P1_LDI, 0xb6 }, /* P1_LDI carrier lock indicator accumulator. used with LDT/LDT2 to
generate DTSATUS.CAR_LOCK */
/* timing loop registers */
{ RSTV0910_P1_TMGCFG, 0xd3 }, /* P1_TMGCFG lock indicator fastest, DVBS2 usr SR calculated on 2ns PLHeader
compensate for SR min rate min = 1/2048 MCLK (0.066Msymbols@135MHz) */
{ RSTV0910_P1_RTC, 0x68 }, /* P1_RTC DVBS1 alpha=6 (under mid), beta=8 (mid) */
{ RSTV0910_P1_RTCS2, 0x68 }, /* P1_RTCS2 DVBS2 alpha=6 (under mid), beta=8 (mid) */
{ RSTV0910_P1_TMGTHRISE, 0x1e }, /* P1_TMGTHRISE +ve edge of timing lock indicator used in QUALITY in DSTATUS */
{ RSTV0910_P1_TMGTHFALL, 0x08 }, /* P1_TMGTHFALL -ve edge of timing lock indicator used for QUALITY in DSTATUS */
{ RSTV0910_P1_SFRUPRATIO, 0x20 }, /* P1_SFRUPRATIO was 0x20 updated to 0x01
ratio=SFR(INIT)*(1+RATIO/256)(course mode) (/65536 in fine mode)
default ratio is 0.125 of SR */
{ RSTV0910_P1_SFRLOWRATIO, 0xd0 }, /* P1_SFRLOWRATIO */
{ RSTV0910_P1_KTTMG, 0xa0 }, /* P1_KTTMG NOT IN DATASHEET */
{ RSTV0910_P1_KREFTMG, 0x80 }, /* P1_KREFTMG refn level for SR course. 0x80=mid level */
{ RSTV0910_P1_SFRSTEP, 0x88 }, /* P1_SFRSTEP scanstep=mid, centerstep=mid */
{ RSTV0910_P1_TMGCFG2, 0x80 }, /* P1_TMGCFG2 */
/* { RSTV0910_P1_KREFTMG2, 0x80 }, P1_KREFTMG2 R only */
{ RSTV0910_P1_TMGCFG3, 0x06 }, /* P1_TMGCFG3 */
{ RSTV0910_P1_SFRINIT1, 0x38 }, /* P1_SFRINIT1 */
{ RSTV0910_P1_SFRINIT0, 0xe3 }, /* P1_SFRINIT0 */
{ RSTV0910_P1_SFRUP1, 0x3f }, /* P1_SFRUP1 was 0x19
when in manual mode, upper symbol rate to try MSByte */
{ RSTV0910_P1_SFRUP0, 0xff }, /* P1_SFRUP0 was 0x99 LSByte */
{ RSTV0910_P1_SFRLOW1, 0x2e }, /* P1_SFRLOW1 was 0x12 in manual mode, lower symbol rate to try MSByte */
{ RSTV0910_P1_SFRLOW0, 0x39 }, /* P1_SFRLOW0 was 0x7d LSByte */
{ RSTV0910_P1_SFR3, 0x38 }, /* P1_SFR3 current symbol rate. SR (MHz)=ckadc (135MHz) * SFR/2^32 MSByte */
{ RSTV0910_P1_SFR2, 0xe3 }, /* P1_SFR2 upper mid byte */
{ RSTV0910_P1_SFR1, 0x00 }, /* P1_SFR1 lower mid byte */
{ RSTV0910_P1_SFR0, 0x00 }, /* P1_SFR0 LSByte */
{ RSTV0910_P1_TMGREG2, 0x00 }, /* P1_TMGREG2 timing recovery accumulator, SR offset MSByte */
{ RSTV0910_P1_TMGREG1, 0x00 }, /* P1_TMGREG1 MIDByte */
{ RSTV0910_P1_TMGREG0, 0x00 }, /* P1_TMGREG0 LSByte */
/* { RSTV0910_P1_TMGLOCK1, 0xe4 }, P1_TMGLOCK1 raw lock info. used to find tmg_lock Quality in DMSTATUS MSB */
/* { RSTV0910_P1_TMGLOCK0, 0x00 }, P1_TMGLOCK0 LSB */
/* { RSTV0910_P1_TMGOBS, 0x10 }, P1_TMGOBS timing loop observation: roll off status */
/* equaliser registers */
{ RSTV0910_P1_EQUALCFG, 0x41 }, /* P1_EQUALCFG */
{ RSTV0910_P1_EQUAI1, 0x00 }, /* P1_EQUAI1 */
{ RSTV0910_P1_EQUAQ1, 0x00 }, /* P1_EQUAQ1 */
{ RSTV0910_P1_EQUAI2, 0x00 }, /* P1_EQUAI2 */
{ RSTV0910_P1_EQUAQ2, 0x00 }, /* P1_EQUAQ2 */
{ RSTV0910_P1_EQUAI3, 0x00 }, /* P1_EQUAI3 */
{ RSTV0910_P1_EQUAQ3, 0x00 }, /* P1_EQUAQ3 */
{ RSTV0910_P1_EQUAI4, 0x00 }, /* P1_EQUAI4 */
{ RSTV0910_P1_EQUAQ4, 0x00 }, /* P1_EQUAQ4 */
{ RSTV0910_P1_EQUAI5, 0x00 }, /* P1_EQUAI5 */
{ RSTV0910_P1_EQUAQ5, 0x00 }, /* P1_EQUAQ5 */
{ RSTV0910_P1_EQUAI6, 0x00 }, /* P1_EQUAI6 */
{ RSTV0910_P1_EQUAQ6, 0x00 }, /* P1_EQUAQ6 */
{ RSTV0910_P1_EQUAI7, 0x00 }, /* P1_EQUAI7 */
{ RSTV0910_P1_EQUAQ7, 0x00 }, /* P1_EQUAQ7 */
{ RSTV0910_P1_EQUAI8, 0x00 }, /* P1_EQUAI8 */
{ RSTV0910_P1_EQUAQ8, 0x00 }, /* P1_EQUAQ8 */
{ RSTV0910_P1_NNOSDATAT1, 0xff }, /* P1_NNOSDATAT1 */
{ RSTV0910_P1_NNOSDATAT0, 0xff }, /* P1_NNOSDATAT0 */
{ RSTV0910_P1_NNOSDATA1, 0xff }, /* P1_NNOSDATA1 */
{ RSTV0910_P1_NNOSDATA0, 0xff }, /* P1_NNOSDATA0 */
{ RSTV0910_P1_NNOSPLHT1, 0xff }, /* P1_NNOSPLHT1 */
{ RSTV0910_P1_NNOSPLHT0, 0xff }, /* P1_NNOSPLHT0 */
{ RSTV0910_P1_NNOSPLH1, 0xff }, /* P1_NNOSPLH1 */
{ RSTV0910_P1_NNOSPLH0, 0xff }, /* P1_NNOSPLH0 */
{ RSTV0910_P1_NOSDATAT1, 0xff }, /* P1_NOSDATAT1 */
{ RSTV0910_P1_NOSDATAT0, 0xff }, /* P1_NOSDATAT0 */
{ RSTV0910_P1_NNOSFRAME1, 0xff }, /* P1_NNOSFRAME1 */
{ RSTV0910_P1_NNOSFRAME0, 0xff }, /* P1_NNOSFRAME0 */
{ RSTV0910_P1_NNOSRAD1, 0x00 }, /* P1_NNOSRAD1 */
{ RSTV0910_P1_NNOSRAD0, 0x00 }, /* P1_NNOSRAD0 */
{ RSTV0910_P1_NOSCFGF1, 0x00 }, /* P1_NOSCFGF1 */
{ RSTV0910_P1_NOSCFGF2, 0x00 }, /* P1_NOSCFGF2 */
{ RSTV0910_P1_CAR2CFG, 0x06 }, /* P1_CAR2CFG */
{ RSTV0910_P1_CFR2CFR1, 0xe5 }, /* P1_CFR2CFR1 */
{ RSTV0910_P1_CAR3CFG, 0x02 }, /* P1_CAR3CFG */
{ RSTV0910_P1_CFR22, 0x00 }, /* P1_CFR22 */
{ RSTV0910_P1_CFR21, 0x00 }, /* P1_CFR21 */
{ RSTV0910_P1_CFR20, 0x00 }, /* P1_CFR20 */
{ RSTV0910_P1_ACLC2S2Q, 0x0b }, /* P1_ACLC2S2Q */
{ RSTV0910_P1_ACLC2S28, 0x0a }, /* P1_ACLC2S28 */
{ RSTV0910_P1_ACLC2S216A, 0x49 }, /* P1_ACLC2S216A */
{ RSTV0910_P1_ACLC2S232A, 0x48 }, /* P1_ACLC2S232A */
{ RSTV0910_P1_BCLC2S2Q, 0x84 }, /* P1_BCLC2S2Q */
{ RSTV0910_P1_BCLC2S28, 0x84 }, /* P1_BCLC2S28 */
{ RSTV0910_P1_BCLC2S216A, 0x84 }, /* P1_BCLC2S216A */
{ RSTV0910_P1_BCLC2S232A, 0x84 }, /* P1_BCLC2S232A */
{ RSTV0910_P1_PLROOT2, 0x00 }, /* P1_PLROOT2 */
{ RSTV0910_P1_PLROOT1, 0x00 }, /* P1_PLROOT1 */
{ RSTV0910_P1_PLROOT0, 0x01 }, /* P1_PLROOT0 */
{ RSTV0910_P1_MODCODLST0, 0xff }, /* P1_MODCODLST0 */
{ RSTV0910_P1_MODCODLST1, 0xfc }, /* P1_MODCODLST1 was 0xcf */
{ RSTV0910_P1_MODCODLST2, 0x00 }, /* P1_MODCODLST2 was 0xff */
{ RSTV0910_P1_MODCODLST3, 0x00 }, /* P1_MODCODLST3 was 0xff */
{ RSTV0910_P1_MODCODLST4, 0x00 }, /* P1_MODCODLST4 */
{ RSTV0910_P1_MODCODLST5, 0x00 }, /* P1_MODCODLST5 */
{ RSTV0910_P1_MODCODLST6, 0x00 }, /* P1_MODCODLST6 */
{ RSTV0910_P1_MODCODLST7, 0xc0 }, /* P1_MODCODLST7 */
{ RSTV0910_P1_MODCODLST8, 0x00 }, /* P1_MODCODLST8 */
{ RSTV0910_P1_MODCODLST9, 0x00 }, /* P1_MODCODLST9 */
{ RSTV0910_P1_MODCODLSTA, 0xc0 }, /* P1_MODCODLSTA */
{ RSTV0910_P1_MODCODLSTB, 0x00 }, /* P1_MODCODLSTB */
{ RSTV0910_P1_MODCODLSTC, 0x00 }, /* P1_MODCODLSTC */
{ RSTV0910_P1_MODCODLSTD, 0x00 }, /* P1_MODCODLSTD */
{ RSTV0910_P1_MODCODLSTE, 0x00 }, /* P1_MODCODLSTE */
{ RSTV0910_P1_MODCODLSTF, 0x0f }, /* P1_MODCODLSTF */
{ RSTV0910_P1_GAUSSR0, 0x98 }, /* P1_GAUSSR0 */
{ RSTV0910_P1_CCIR0, 0x30 }, /* P1_CCIR0 */
{ RSTV0910_P1_CCIQUANT, 0xac }, /* P1_CCIQUANT */
{ RSTV0910_P1_CCITHRES, 0x50 }, /* P1_CCITHRES */
{ RSTV0910_P1_CCIACC, 0x00 }, /* P1_CCIACC */
{ RSTV0910_P1_DSTATUS4, 0x64 }, /* P1_DSTATUS4 */
{ RSTV0910_P1_DMDRESCFG, 0x29 }, /* P1_DMDRESCFG */
{ RSTV0910_P1_DMDRESADR, 0x00 }, /* P1_DMDRESADR */
{ RSTV0910_P1_DMDRESDATA7, 0x00 }, /* P1_DMDRESDATA7 */
{ RSTV0910_P1_DMDRESDATA6, 0x00 }, /* P1_DMDRESDATA6 */
{ RSTV0910_P1_DMDRESDATA5, 0x00 }, /* P1_DMDRESDATA5 */
{ RSTV0910_P1_DMDRESDATA4, 0x00 }, /* P1_DMDRESDATA4 */
{ RSTV0910_P1_DMDRESDATA3, 0x00 }, /* P1_DMDRESDATA3 */
{ RSTV0910_P1_DMDRESDATA2, 0x00 }, /* P1_DMDRESDATA2 */
{ RSTV0910_P1_DMDRESDATA1, 0x00 }, /* P1_DMDRESDATA1 */
{ RSTV0910_P1_DMDRESDATA0, 0x00 }, /* P1_DMDRESDATA0 */
{ RSTV0910_P1_FFEI1, 0x00 }, /* P1_FFEI1 */
{ RSTV0910_P1_FFEQ1, 0x00 }, /* P1_FFEQ1 */
{ RSTV0910_P1_FFEI2, 0x00 }, /* P1_FFEI2 */
{ RSTV0910_P1_FFEQ2, 0x00 }, /* P1_FFEQ2 */
{ RSTV0910_P1_FFEI3, 0x00 }, /* P1_FFEI3 */
{ RSTV0910_P1_FFEQ3, 0x00 }, /* P1_FFEQ3 */
{ RSTV0910_P1_FFEI4, 0x00 }, /* P1_FFEI4 */
{ RSTV0910_P1_FFEQ4, 0x00 }, /* P1_FFEQ4 */
{ RSTV0910_P1_FFECFG, 0x71 }, /* P1_FFECFG */
/* TUN Register */
{ RSTV0910_P1_TNRCFG2, 0x02 }, /* P1_TNRCFG2 */
{ RSTV0910_P1_SMAPCOEF7, 0x00 }, /* P1_SMAPCOEF7 */
{ RSTV0910_P1_SMAPCOEF6, 0x00 }, /* P1_SMAPCOEF6 */
{ RSTV0910_P1_SMAPCOEF5, 0x00 }, /* P1_SMAPCOEF5 */
{ RSTV0910_P1_SMAPCOEF4, 0x00 }, /* P1_SMAPCOEF4 */
{ RSTV0910_P1_SMAPCOEF3, 0x00 }, /* P1_SMAPCOEF3 */
{ RSTV0910_P1_SMAPCOEF2, 0x00 }, /* P1_SMAPCOEF2 */
{ RSTV0910_P1_SMAPCOEF1, 0x00 }, /* P1_SMAPCOEF1 */
{ RSTV0910_P1_SMAPCOEF0, 0x71 }, /* P1_SMAPCOEF0 */
{ RSTV0910_P1_NOSTHRES1, 0x60 }, /* P1_NOSTHRES1 */
{ RSTV0910_P1_NOSTHRES2, 0x69 }, /* P1_NOSTHRES2 */
{ RSTV0910_P1_NOSDIFF1, 0x80 }, /* P1_NOSDIFF1 */
{ RSTV0910_P1_RAINFADE, 0x35 }, /* P1_RAINFADE */
{ RSTV0910_P1_NOSRAMCFG, 0x28 }, /* P1_NOSRAMCFG */
{ RSTV0910_P1_NOSRAMPOS, 0x26 }, /* P1_NOSRAMPOS */
{ RSTV0910_P1_NOSRAMVAL, 0x86 }, /* P1_NOSRAMVAL */
{ RSTV0910_P1_DMDPLHSTAT, 0x00 }, /* P1_DMDPLHSTAT */
{ RSTV0910_P1_LOCKTIME3, 0xc0 }, /* P1_LOCKTIME3 */
{ RSTV0910_P1_LOCKTIME2, 0xd2 }, /* P1_LOCKTIME2 was 0xd1 */
{ RSTV0910_P1_LOCKTIME1, 0x3b }, /* P1_LOCKTIME1 was 0x05 */
{ RSTV0910_P1_LOCKTIME0, 0x46 }, /* P1_LOCKTIME0 was 0xc8 */
/* DVB1 P1 Registers */
{ RSTV0910_P1_VITSCALE, 0x80 }, /* P1_VITSCALE */
{ RSTV0910_P1_FECM, 0x00 }, /* P1_FECM */
{ RSTV0910_P1_VTH12, 0xd7 }, /* P1_VTH12 */
{ RSTV0910_P1_VTH23, 0x85 }, /* P1_VTH23 */
{ RSTV0910_P1_VTH34, 0x58 }, /* P1_VTH34 */
{ RSTV0910_P1_VTH56, 0x3a }, /* P1_VTH56 */
{ RSTV0910_P1_VTH67, 0x34 }, /* P1_VTH67 */
{ RSTV0910_P1_VTH78, 0x28 }, /* P1_VTH78 */
{ RSTV0910_P1_VITCURPUN, 0x0d }, /* P1_VITCURPUN */
{ RSTV0910_P1_VERROR, 0xff }, /* P1_VERROR */
{ RSTV0910_P1_PRVIT, 0x2f }, /* P1_PRVIT */
{ RSTV0910_P1_VAVSRVIT, 0x00 }, /* P1_VAVSRVIT */
{ RSTV0910_P1_VSTATUSVIT, 0xa6 }, /* P1_VSTATUSVIT was 0xa4 */
{ RSTV0910_P1_VTHINUSE, 0xd7 }, /* P1_VTHINUSE */
{ RSTV0910_P1_KDIV12, 0x27 }, /* P1_KDIV12 */
{ RSTV0910_P1_KDIV23, 0x32 }, /* P1_KDIV23 */
{ RSTV0910_P1_KDIV34, 0x32 }, /* P1_KDIV34 */
{ RSTV0910_P1_KDIV56, 0x32 }, /* P1_KDIV56 */
{ RSTV0910_P1_KDIV67, 0x32 }, /* P1_KDIV67 */
{ RSTV0910_P1_KDIV78, 0x50 }, /* P1_KDIV78 */
{ RSTV0910_P1_TSPIDFLT1, 0x00 }, /* P1_TSPIDFLT1 */
{ RSTV0910_P1_TSPIDFLT0, 0x00 }, /* P1_TSPIDFLT0 */
/* DVB2 P1 Registers */
{ RSTV0910_P1_PDELCTRL0, 0x01 }, /* P1_PDELCTRL0 */
{ RSTV0910_P1_PDELCTRL1, 0x00 }, /* P1_PDELCTRL1 */
{ RSTV0910_P1_PDELCTRL2, 0x20 }, /* P1_PDELCTRL2 was 0x00 */
{ RSTV0910_P1_HYSTTHRESH, 0x41 }, /* P1_HYSTTHRESH */
{ RSTV0910_P1_UPLCCST0, 0xe6 }, /* P1_UPLCCST0 */
{ RSTV0910_P1_ISIENTRY, 0x00 }, /* P1_ISIENTRY */
{ RSTV0910_P1_ISIBITENA, 0x00 }, /* P1_ISIBITENA */
{ RSTV0910_P1_MATSTR1, 0xf0 }, /* P1_MATSTR1 */
{ RSTV0910_P1_MATSTR0, 0x00 }, /* P1_MATSTR0 */
{ RSTV0910_P1_UPLSTR1, 0x05 }, /* P1_UPLSTR1 */
{ RSTV0910_P1_UPLSTR0, 0xe0 }, /* P1_UPLSTR0 */
{ RSTV0910_P1_DFLSTR1, 0x7d }, /* P1_DFLSTR1 */
{ RSTV0910_P1_DFLSTR0, 0x80 }, /* P1_DFLSTR0 */
{ RSTV0910_P1_SYNCSTR, 0x47 }, /* P1_SYNCSTR */
{ RSTV0910_P1_SYNCDSTR1, 0x00 }, /* P1_SYNCDSTR1 */
{ RSTV0910_P1_SYNCDSTR0, 0x00 }, /* P1_SYNCDSTR0 */
{ RSTV0910_P1_PDELSTATUS1, 0x94 }, /* P1_PDELSTATUS1 */
{ RSTV0910_P1_PDELSTATUS2, 0x92 }, /* P1_PDELSTATUS2 was 0x12 */
{ RSTV0910_P1_BBFCRCKO1, 0x00 }, /* P1_BBFCRCKO1 */
{ RSTV0910_P1_BBFCRCKO0, 0x00 }, /* P1_BBFCRCKO0 */
{ RSTV0910_P1_UPCRCKO1, 0x00 }, /* P1_UPCRCKO1 */
{ RSTV0910_P1_UPCRCKO0, 0x00 }, /* P1_UPCRCKO0 */
{ RSTV0910_P1_PDELCTRL3, 0x00 }, /* P1_PDELCTRL3 */
/* TS P1 Registers */
{ RSTV0910_P1_TSSTATEM, 0xf0 }, /* P1_TSSTATEM deinterleaver on, reed-solomon on, descrambler on,
TS enabled, immediate output of data*/
{ RSTV0910_P1_TSSTATEL, 0x12 }, /* P1_TSSTATEL */
{ RSTV0910_P1_TSCFGH, 0x80 }, /* P1_TSCFGH was 0x40
DVBCI mode, max granularity, parallel output, no headers,
label error packets */
{ RSTV0910_P1_TSCFGM, 0x04 }, /* P1_TSCFGM auto speed, d0-d7 not switched, no invert */
{ RSTV0910_P1_TSCFGL, 0x20 }, /* P1_TSCFGL no delay on clkout, error mode=0b10, d/p=1 suring header and footer
don't load legacy, auto bitspeed */
{ RSTV0910_P1_TSSYNC, 0x00 }, /* P1_TSSYNC */
{ RSTV0910_P1_TSINSDELH, 0x00 }, /* P1_TSINSDELH */
{ RSTV0910_P1_TSINSDELM, 0x00 }, /* P1_TSINSDELM */
{ RSTV0910_P1_TSINSDELL, 0x00 }, /* P1_TSINSDELL */
{ RSTV0910_P1_TSDIVN, 0x03 }, /* P1_TSDIVN */
{ RSTV0910_P1_TSCFG4, 0x00 }, /* P1_TSCFG4 */
{ RSTV0910_P1_TSSPEED, 0x33 }, /* P1_TSSPEED was 0xff */
{ RSTV0910_P1_TSSTATUS, 0x52 }, /* P1_TSSTATUS R Only */
{ RSTV0910_P1_TSSTATUS2, 0x02 }, /* P1_TSSTATUS2 was 0xa8 */
{ RSTV0910_P1_TSBITRATE1, 0x00 }, /* P1_TSBITRATE1 */
{ RSTV0910_P1_TSBITRATE0, 0x03 }, /* P1_TSBITRATE0 */
{ RSTV0910_P1_TSPACKLEN1, 0x00 }, /* P1_TSPACKLEN1 */
{ RSTV0910_P1_TSDLY2, 0x00 }, /* P1_TSDLY2 */
{ RSTV0910_P1_TSDLY1, 0x00 }, /* P1_TSDLY1 */
{ RSTV0910_P1_TSDLY0, 0x00 }, /* P1_TSDLY0 */
{ RSTV0910_P1_TSNPDAV, 0x00 }, /* P1_TSNPDAV */
{ RSTV0910_P1_TSBUFSTAT2, 0x00 }, /* P1_TSBUFSTAT2 */
{ RSTV0910_P1_TSBUFSTAT1, 0x00 }, /* P1_TSBUFSTAT1 */
{ RSTV0910_P1_TSBUFSTAT0, 0x00 }, /* P1_TSBUFSTAT0 */
{ RSTV0910_P1_TSDEBUGL, 0x04 }, /* P1_TSDEBUGL */
{ RSTV0910_P1_TSDLYSET2, 0x01 }, /* P1_TSDLYSET2 */
{ RSTV0910_P1_TSDLYSET1, 0x18 }, /* P1_TSDLYSET1 */
{ RSTV0910_P1_TSDLYSET0, 0x00 }, /* P1_TSDLYSET0 */
{ RSTV0910_P1_ERRCTRL1, 0x67 }, /* P1_ERRCTRL1 */
{ RSTV0910_P1_ERRCNT12, 0x00 }, /* P1_ERRCNT12 */
{ RSTV0910_P1_ERRCNT11, 0x00 }, /* P1_ERRCNT11 */
{ RSTV0910_P1_ERRCNT10, 0x00 }, /* P1_ERRCNT10 */
{ RSTV0910_P1_ERRCTRL2, 0xc1 }, /* P1_ERRCTRL2 */
{ RSTV0910_P1_ERRCNT22, 0x00 }, /* P1_ERRCNT22 */
{ RSTV0910_P1_ERRCNT21, 0x00 }, /* P1_ERRCNT21 */
{ RSTV0910_P1_ERRCNT20, 0x00 }, /* P1_ERRCNT20 */
{ RSTV0910_P1_FECSPY, 0xa8 }, /* P1_FECSPY enable, serial mode, BER, lmode=0, Normal operation */
{ RSTV0910_P1_FSPYCFG, 0x2c }, /* P1_FSPYCFG */
{ RSTV0910_P1_FSPYDATA, 0x3a }, /* P1_FSPYDATA */
{ RSTV0910_P1_FSPYOUT, 0x07 }, /* P1_FSPYOUT */
{ RSTV0910_P1_FSTATUS, 0x00 }, /* P1_FSTATUS */
{ RSTV0910_P1_FBERCPT4, 0x00 }, /* P1_FBERCPT4 */
{ RSTV0910_P1_FBERCPT3, 0x00 }, /* P1_FBERCPT3 */
{ RSTV0910_P1_FBERCPT2, 0x00 }, /* P1_FBERCPT2 */
{ RSTV0910_P1_FBERCPT1, 0x00 }, /* P1_FBERCPT1 */
{ RSTV0910_P1_FBERCPT0, 0x00 }, /* P1_FBERCPT0 */
{ RSTV0910_P1_FBERERR2, 0x00 }, /* P1_FBERERR2 */
{ RSTV0910_P1_FBERERR1, 0x00 }, /* P1_FBERERR1 */
{ RSTV0910_P1_FBERERR0, 0x00 }, /* P1_FBERERR0 */
{ RSTV0910_P1_FSPYBER, 0x12 }, /* P1_FSPYBER was 0x11, set couting to 2^15 bytes */
{ RSTV0910_P1_SFERROR, 0xff }, /* P1_SFERROR */
/* SFEC P1 Registers */
{ RSTV0910_P1_SFECSTATUS, 0x46 }, /* P1_SFECSTATUS was 0x44 */
{ RSTV0910_P1_SFKDIV12, 0x1f }, /* P1_SFKDIV12 */
{ RSTV0910_P1_SFKDIV23, 0x22 }, /* P1_SFKDIV23 */
{ RSTV0910_P1_SFKDIV34, 0x24 }, /* P1_SFKDIV34 */
{ RSTV0910_P1_SFKDIV56, 0x24 }, /* P1_SFKDIV56 */
{ RSTV0910_P1_SFKDIV67, 0x29 }, /* P1_SFKDIV67 */
{ RSTV0910_P1_SFKDIV78, 0x2c }, /* P1_SFKDIV78 */
{ RSTV0910_P1_SFSTATUS, 0x4e }, /* P1_SFSTATUS was 0x46 */
{ RSTV0910_P1_SFDLYSET2, 0x00 }, /* P1_SFDLYSET2 */
{ RSTV0910_P1_SFERRCTRL, 0x94 }, /* P1_SFERRCTRL */
{ RSTV0910_P1_SFERRCNT2, 0x80 }, /* P1_SFERRCNT2 */
{ RSTV0910_P1_SFERRCNT1, 0x00 }, /* P1_SFERRCNT1 */
{ RSTV0910_P1_SFERRCNT0, 0x00 }, /* P1_SFERRCNT0 */
/* RC registers */
{ RSTV0910_RCCFG2, 0x60 }, /* RCCFG2 */
{ RSTV0910_RCCFG1, 0x00 }, /* RCCFG1 */
{ RSTV0910_RCCFG0, 0x00 }, /* RCCFG0 */
{ RSTV0910_RCINSDEL2, 0x00 }, /* RCINSDEL2 */
{ RSTV0910_RCINSDEL1, 0x00 }, /* RCINSDEL1 */
{ RSTV0910_RCINSDEL0, 0x00 }, /* RCINSDEL0 */
{ RSTV0910_RCSTATUS, 0x00 }, /* RCSTATUS */
{ RSTV0910_RCSPEED, 0xff }, /* RCSPEED */
{ RSTV0910_TSGENERAL, 0x00 }, /* TSGENERAL enable output of second line in parallel line
override tsfifo_permparal and defineline1->TS3, line2->TS2,RCline->TS1
tsfifo_perparal defines line1-> TS3, line2->TS2, RC LIne->TS1 */
/* DISEQC P1 Registers */
{ RSTV0910_P1_DISIRQCFG, 0x00 }, /* P1_DISIRQCFG */
/* { RSTV0910_P1_DISIRQSTAT, 0x00 }, P1_DISIRQSTAT R only */
{ RSTV0910_P1_DISTXCFG, 0x02 }, /* P1_DISTXCFG */
/* { RSTV0910_P1_DISTXSTATUS, 0x20 }, P1_DISTXSTATUS R only */
/* { RSTV0910_P1_DISTXBYTES, 0x00 }, P1_DISTXBYTES R only */
{ RSTV0910_P1_DISTXFIFO, 0x00 }, /* P1_DISTXFIFO */
{ RSTV0910_P1_DISTXF22, 0xc0 }, /* P1_DISTXF22 */
{ RSTV0910_P1_DISTIMEOCFG, 0x02 }, /* P1_DISTIMEOCFG */
{ RSTV0910_P1_DISTIMEOUT, 0x8c }, /* P1_DISTIMEOUT */
{ RSTV0910_P1_DISRXCFG, 0x34 }, /* P1_DISRXCFG */
/* { RSTV0910_P1_DISRXSTAT1, 0x04 }, P1_DISRXSTAT1 R only */
/* { RSTV0910_P1_DISRXSTAT0, 0x00 }, P1_DISRXSTAT0 R only */
/* { RSTV0910_P1_DISRXBYTES, 0x00 }, P1_DISRXBYTES R only */
/* { RSTV0910_P1_DISRXPARITY1, 0x00 }, P1_DISRXPARITY1 R only */
/* { RSTV0910_P1_DISRXPARITY0, 0x00 }, P1_DISRXPARITY0 R only */
{ RSTV0910_P1_DISRXFIFO, 0x00 }, /* P1_DISRXFIFO */
/* { RSTV0910_P1_DISRXDC1, 0x03 }, P1_DISRXDC1 R only */
/* { RSTV0910_P1_DISRXDC0, 0xf1 }, P1_DISRXDC0 R only was 0xf6 */
{ RSTV0910_P1_DISRXF221, 0x01 }, /* P1_DISRXF221 */
{ RSTV0910_P1_DISRXF220, 0x2b }, /* P1_DISRXF220 */
{ RSTV0910_P1_DISRXF100, 0xa9 }, /* P1_DISRXF100 */
{ RSTV0910_P1_DISRXSHORT22K, 0x0f }, /* P1_DISRXSHORT22K */
/* P1 aux clock control registers */
{ RSTV0910_P1_ACRPRESC, 0x01 }, /* P1_ACRPRESC auxiliary clock - not used */
{ RSTV0910_P1_ACRDIV, 0x14 }, /* P1_ACRDIV auxiliary clock - not used */
/* DISEQC P2 Registers */
{ RSTV0910_P2_DISIRQCFG, 0x00 }, /* P2_DISIRQCFG as above for P2 */
/* { RSTV0910_P2_DISIRQSTAT, 0x00 }, P2_DISIRQSTAT */
{ RSTV0910_P2_DISTXCFG, 0x02 }, /* P2_DISTXCFG */
/* { RSTV0910_P2_DISTXSTATUS, 0x20 }, P2_DISTXSTATUS */
/* { RSTV0910_P2_DISTXBYTES, 0x00 }, P2_DISTXBYTES */
{ RSTV0910_P2_DISTXFIFO, 0x00 }, /* P2_DISTXFIFO */
{ RSTV0910_P2_DISTXF22, 0xc0 }, /* P2_DISTXF22 */
{ RSTV0910_P2_DISTIMEOCFG, 0x02 }, /* P2_DISTIMEOCFG */
{ RSTV0910_P2_DISTIMEOUT, 0x8c }, /* P2_DISTIMEOUT */
{ RSTV0910_P2_DISRXCFG, 0x34 }, /* P2_DISRXCFG */
/* { RSTV0910_P2_DISRXSTAT1, 0x04 }, P2_DISRXSTAT1 */
/* { RSTV0910_P2_DISRXSTAT0, 0x00 }, P2_DISRXSTAT0 */
/* { RSTV0910_P2_DISRXBYTES, 0x00 }, P2_DISRXBYTES */
/* { RSTV0910_P2_DISRXPARITY1, 0x00 }, P2_DISRXPARITY1 */
/* { RSTV0910_P2_DISRXPARITY0, 0x00 }, P2_DISRXPARITY0 */
{ RSTV0910_P2_DISRXFIFO, 0x00 }, /* P2_DISRXFIFO */
/* { RSTV0910_P2_DISRXDC1, 0x03 }, P2_DISRXDC1 */
/* { RSTV0910_P2_DISRXDC0, 0xf1 }, P2_DISRXDC0 */
{ RSTV0910_P2_DISRXF221, 0x01 }, /* P2_DISRXF221 */
{ RSTV0910_P2_DISRXF220, 0x2b }, /* P2_DISRXF220 */
{ RSTV0910_P2_DISRXF100, 0xa9 }, /* P2_DISRXF100 */
{ RSTV0910_P2_DISRXSHORT22K, 0x0f }, /* P2_DISRXSHORT22K */
/* P2 aux clock control registers */
{ RSTV0910_P2_ACRPRESC, 0x01 }, /* P2_ACRPRESC auxiliary clock - not used */
{ RSTV0910_P2_ACRDIV, 0x14 }, /* P2_ACRDIV auxiliary clock - not used */
/* P1 NBITER registers */
{ RSTV0910_P1_NBITER_NF1, 0x1c }, /* P1_NBITER_NF1 */
{ RSTV0910_P1_NBITER_NF2, 0x19 }, /* P1_NBITER_NF2 */
{ RSTV0910_P1_NBITER_NF3, 0x17 }, /* P1_NBITER_NF3 */
{ RSTV0910_P1_NBITER_NF4, 0x18 }, /* P1_NBITER_NF4 */
{ RSTV0910_P1_NBITER_NF5, 0x13 }, /* P1_NBITER_NF5 */
{ RSTV0910_P1_NBITER_NF6, 0x19 }, /* P1_NBITER_NF6 */
{ RSTV0910_P1_NBITER_NF7, 0x18 }, /* P1_NBITER_NF7 */
{ RSTV0910_P1_NBITER_NF8, 0x17 }, /* P1_NBITER_NF8 */
{ RSTV0910_P1_NBITER_NF9, 0x16 }, /* P1_NBITER_NF9 */
{ RSTV0910_P1_NBITER_NF10, 0x1c }, /* P1_NBITER_NF10 */
{ RSTV0910_P1_NBITER_NF11, 0x1c }, /* P1_NBITER_NF11 */
{ RSTV0910_P1_NBITER_NF12, 0x13 }, /* P1_NBITER_NF12 */
{ RSTV0910_P1_NBITER_NF13, 0x19 }, /* P1_NBITER_NF13 */
{ RSTV0910_P1_NBITER_NF14, 0x18 }, /* P1_NBITER_NF14 */
{ RSTV0910_P1_NBITER_NF15, 0x16 }, /* P1_NBITER_NF15 */
{ RSTV0910_P1_NBITER_NF16, 0x1c }, /* P1_NBITER_NF16 */
{ RSTV0910_P1_NBITER_NF17, 0x1c }, /* P1_NBITER_NF17 */
{ RSTV0910_P1_NBITER_NF18, 0x19 }, /* P1_NBITER_NF18 */
{ RSTV0910_P1_NBITER_NF19, 0x18 }, /* P1_NBITER_NF19 */
{ RSTV0910_P1_NBITER_NF20, 0x17 }, /* P1_NBITER_NF20 */
{ RSTV0910_P1_NBITER_NF21, 0x16 }, /* P1_NBITER_NF21 */
{ RSTV0910_P1_NBITER_NF22, 0x1c }, /* P1_NBITER_NF22 */
{ RSTV0910_P1_NBITER_NF23, 0x1c }, /* P1_NBITER_NF23 */
{ RSTV0910_P1_NBITER_NF24, 0x18 }, /* P1_NBITER_NF24 */
{ RSTV0910_P1_NBITER_NF25, 0x17 }, /* P1_NBITER_NF25 */
{ RSTV0910_P1_NBITER_NF26, 0x16 }, /* P1_NBITER_NF26 */
{ RSTV0910_P1_NBITER_NF27, 0x1c }, /* P1_NBITER_NF27 */
{ RSTV0910_P1_NBITER_NF28, 0x1c }, /* P1_NBITER_NF28 */
{ RSTV0910_P1_NBITER_SF1, 0x1b }, /* P1_NBITER_SF1 */
{ RSTV0910_P1_NBITER_SF2, 0x19 }, /* P1_NBITER_SF2 */
{ RSTV0910_P1_NBITER_SF3, 0x17 }, /* P1_NBITER_SF3 */
{ RSTV0910_P1_NBITER_SF4, 0x1a }, /* P1_NBITER_SF4 */
{ RSTV0910_P1_NBITER_SF5, 0x13 }, /* P1_NBITER_SF5 */
{ RSTV0910_P1_NBITER_SF6, 0x19 }, /* P1_NBITER_SF6 */
{ RSTV0910_P1_NBITER_SF7, 0x1b }, /* P1_NBITER_SF7 */
{ RSTV0910_P1_NBITER_SF8, 0x1d }, /* P1_NBITER_SF8 */
{ RSTV0910_P1_NBITER_SF9, 0x1b }, /* P1_NBITER_SF9 */
{ RSTV0910_P1_NBITER_SF10, 0x1c }, /* P1_NBITER_SF10 */
{ RSTV0910_P1_NBITER_SF12, 0x13 }, /* P1_NBITER_SF12 */
{ RSTV0910_P1_NBITER_SF13, 0x19 }, /* P1_NBITER_SF13 */
{ RSTV0910_P1_NBITER_SF14, 0x1b }, /* P1_NBITER_SF14 */
{ RSTV0910_P1_NBITER_SF15, 0x1b }, /* P1_NBITER_SF15 */
{ RSTV0910_P1_NBITER_SF16, 0x1c }, /* P1_NBITER_SF16 */
{ RSTV0910_P1_NBITER_SF18, 0x19 }, /* P1_NBITER_SF18 */
{ RSTV0910_P1_NBITER_SF19, 0x1b }, /* P1_NBITER_SF19 */
{ RSTV0910_P1_NBITER_SF20, 0x1d }, /* P1_NBITER_SF20 */
{ RSTV0910_P1_NBITER_SF21, 0x1b }, /* P1_NBITER_SF21 */
{ RSTV0910_P1_NBITER_SF22, 0x1c }, /* P1_NBITER_SF22 */
{ RSTV0910_P1_NBITER_SF24, 0x1b }, /* P1_NBITER_SF24 */
{ RSTV0910_P1_NBITER_SF25, 0x1d }, /* P1_NBITER_SF25 */
{ RSTV0910_P1_NBITER_SF26, 0x1b }, /* P1_NBITER_SF26 */
{ RSTV0910_P1_NBITER_SF27, 0x1c }, /* P1_NBITER_SF27 */
{ RSTV0910_SELSATUR6, 0x05 }, /* SELSATUR6 */
{ RSTV0910_SELSATUR5, 0x5b }, /* SELSATUR5 */
{ RSTV0910_SELSATUR4, 0x96 }, /* SELSATUR4 */
{ RSTV0910_SELSATUR3, 0x00 }, /* SELSATUR3 */
{ RSTV0910_SELSATUR2, 0x00 }, /* SELSATUR2 */
{ RSTV0910_SELSATUR1, 0x00 }, /* SELSATUR1 */
{ RSTV0910_SELSATUR0, 0x00 }, /* SELSATUR0 */
{ RSTV0910_GAINLLR_NF1, 0x20 }, /* GAINLLR_NF1 */
{ RSTV0910_GAINLLR_NF2, 0x20 }, /* GAINLLR_NF2 */
{ RSTV0910_GAINLLR_NF3, 0x20 }, /* GAINLLR_NF3 */
{ RSTV0910_GAINLLR_NF4, 0x20 }, /* GAINLLR_NF4 */
{ RSTV0910_GAINLLR_NF5, 0x20 }, /* GAINLLR_NF5 */
{ RSTV0910_GAINLLR_NF6, 0x20 }, /* GAINLLR_NF6 */
{ RSTV0910_GAINLLR_NF7, 0x20 }, /* GAINLLR_NF7 */
{ RSTV0910_GAINLLR_NF8, 0x20 }, /* GAINLLR_NF8 */
{ RSTV0910_GAINLLR_NF9, 0x20 }, /* GAINLLR_NF9 */
{ RSTV0910_GAINLLR_NF10, 0x20 }, /* GAINLLR_NF10 */
{ RSTV0910_GAINLLR_NF11, 0x20 }, /* GAINLLR_NF11 */
{ RSTV0910_GAINLLR_NF12, 0x20 }, /* GAINLLR_NF12 */
{ RSTV0910_GAINLLR_NF13, 0x20 }, /* GAINLLR_NF13 */
{ RSTV0910_GAINLLR_NF14, 0x20 }, /* GAINLLR_NF14 */
{ RSTV0910_GAINLLR_NF15, 0x20 }, /* GAINLLR_NF15 */
{ RSTV0910_GAINLLR_NF16, 0x20 }, /* GAINLLR_NF16 */
{ RSTV0910_GAINLLR_NF17, 0x20 }, /* GAINLLR_NF17 */
{ RSTV0910_GAINLLR_NF18, 0x22 }, /* GAINLLR_NF18 */
{ RSTV0910_GAINLLR_NF19, 0x22 }, /* GAINLLR_NF19 */
{ RSTV0910_GAINLLR_NF20, 0x24 }, /* GAINLLR_NF20 */
{ RSTV0910_GAINLLR_NF21, 0x24 }, /* GAINLLR_NF21 */
{ RSTV0910_GAINLLR_NF22, 0x25 }, /* GAINLLR_NF22 */
{ RSTV0910_GAINLLR_NF23, 0x26 }, /* GAINLLR_NF23 */
{ RSTV0910_GAINLLR_NF24, 0x20 }, /* GAINLLR_NF24 */
{ RSTV0910_GAINLLR_NF25, 0x20 }, /* GAINLLR_NF25 */
{ RSTV0910_GAINLLR_NF26, 0x20 }, /* GAINLLR_NF26 */
{ RSTV0910_GAINLLR_NF27, 0x20 }, /* GAINLLR_NF27 */
{ RSTV0910_GAINLLR_NF28, 0x20 }, /* GAINLLR_NF28 */
{ RSTV0910_GAINLLR_SF1, 0x20 }, /* GAINLLR_SF1 */
{ RSTV0910_GAINLLR_SF2, 0x20 }, /* GAINLLR_SF2 */
{ RSTV0910_GAINLLR_SF3, 0x20 }, /* GAINLLR_SF3 */
{ RSTV0910_GAINLLR_SF4, 0x20 }, /* GAINLLR_SF4 */
{ RSTV0910_GAINLLR_SF5, 0x20 }, /* GAINLLR_SF5 */
{ RSTV0910_GAINLLR_SF6, 0x20 }, /* GAINLLR_SF6 */
{ RSTV0910_GAINLLR_SF7, 0x20 }, /* GAINLLR_SF7 */
{ RSTV0910_GAINLLR_SF8, 0x20 }, /* GAINLLR_SF8 */
{ RSTV0910_GAINLLR_SF9, 0x20 }, /* GAINLLR_SF9 */
{ RSTV0910_GAINLLR_SF10, 0x20 }, /* GAINLLR_SF10 */
{ RSTV0910_GAINLLR_SF12, 0x20 }, /* GAINLLR_SF12 */
{ RSTV0910_GAINLLR_SF13, 0x20 }, /* GAINLLR_SF13 */
{ RSTV0910_GAINLLR_SF14, 0x20 }, /* GAINLLR_SF14 */
{ RSTV0910_GAINLLR_SF15, 0x20 }, /* GAINLLR_SF15 */
{ RSTV0910_GAINLLR_SF16, 0x20 }, /* GAINLLR_SF16 */
{ RSTV0910_GAINLLR_SF18, 0x22 }, /* GAINLLR_SF18 */
{ RSTV0910_GAINLLR_SF19, 0x22 }, /* GAINLLR_SF19 */
{ RSTV0910_GAINLLR_SF20, 0x24 }, /* GAINLLR_SF20 */
{ RSTV0910_GAINLLR_SF21, 0x24 }, /* GAINLLR_SF21 */
{ RSTV0910_GAINLLR_SF22, 0x25 }, /* GAINLLR_SF22 */
{ RSTV0910_GAINLLR_SF24, 0x20 }, /* GAINLLR_SF24 */
{ RSTV0910_GAINLLR_SF25, 0x20 }, /* GAINLLR_SF25 */
{ RSTV0910_GAINLLR_SF26, 0x20 }, /* GAINLLR_SF26 */
{ RSTV0910_GAINLLR_SF27, 0x20 }, /* GAINLLR_SF27 */
{ RSTV0910_CFGEXT, 0x02 }, /* CFGEXT */
{ RSTV0910_GENCFG, 0x15 }, /* GENCFG IP is in dual demod mode so both input streams are processed */
/* { RSTV0910_LDPCERR1, 0x00 }, LDPCERR1 R only : error counter MSByte */
/* { RSTV0910_LDPCERR0, 0x00 }, LDPCERR0 R only : error counter LSByte */
/* { RSTV0910_BCHERR, 0x00 }, BCHERR R only : error flag and error counter */