This repository has been archived by the owner on Nov 7, 2018. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
/
imx7s-warp-delayms.dts
100 lines (83 loc) · 2.01 KB
/
imx7s-warp-delayms.dts
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
#include "imx7s-warp.dts"
/ {
onewire@0 {
compatible = "w1-gpio";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_w1>;
gpios = <&gpio7 8 GPIO_ACTIVE_HIGH>;
input;
};
gpio_exporter: gpio-exporter {
compatible = "linux,gpio-exporter";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_gpioexporter_mikrobus>;
out_MIKROBUS_INT {
gpios = <&gpio7 7 GPIO_ACTIVE_HIGH>;
output;
initial-state = <0>;
};
out_MIKROBUS_RST {
gpios = <&gpio7 6 GPIO_ACTIVE_HIGH>;
output;
initial-state = <0>;
};
out_MIKROBUS_SDA {
gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
output;
initial-state = <0>;
};
out_MIKROBUS_TX {
gpios = <&gpio4 16 GPIO_ACTIVE_HIGH>;
output;
initial-state = <0>;
};
out_MIKROBUS_RX {
gpios = <&gpio4 17 GPIO_ACTIVE_HIGH>;
output;
initial-state = <0>;
};
};
};
&ecspi2 {
fsl,spi-num-chipselects = <1>;
cs-gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ecspi2>;
status = "okay";
dpot: ad5231@0 {
compatible = "adi,ad5231";
#io-channel-cells = <1>;
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
spi-max-frequency = <5000000>;
};
};
&iomuxc {
pinctrl-names = "default";
imx7s-warp {
pinctrl_ecspi2: ecspi2grp {
fsl,pins = <
MX7D_PAD_ECSPI2_MISO__ECSPI2_MISO 0x00000014
MX7D_PAD_ECSPI2_MOSI__ECSPI2_MOSI 0x00000014
MX7D_PAD_ECSPI2_SCLK__ECSPI2_SCLK 0x00000014
MX7D_PAD_ECSPI2_SS0__GPIO4_IO23 0x00000014
>;
};
pinctrl_w1: w1grp {
fsl,pins = <
MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8 0x00000034
>;
};
pinctrl_gpioexporter_mikrobus: gpioexportergrp {
fsl,pins = <
MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7 0x14 /* INT */
MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6 0x14 /* RST */
MX7D_PAD_GPIO1_IO08__GPIO1_IO8 0x14 /* SCL */
MX7D_PAD_GPIO1_IO09__GPIO1_IO9 0x14 /* SDA */
MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16 0x14 /* TX */
MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17 0x14 /* RX */
>;
};
};
};