Skip to content
View anmol109's full-sized avatar

Block or report anmol109

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. AMBA-AXI4-Lite AMBA-AXI4-Lite Public

    An implementation of AMBA AXI4Lite on an FPGA using verilog

    Verilog 2 1

  2. RTL-design-using-Verilog-with-SKY130-Technology RTL-design-using-Verilog-with-SKY130-Technology Public

    a Workshop by Kunal Ghosh and VSDIAT

  3. RISCV-MYTH-WORKSHOP/riscv_myth_workshop_nov22-anmol109 RISCV-MYTH-WORKSHOP/riscv_myth_workshop_nov22-anmol109 Public

    riscv_myth_workshop_nov22-anmol109 created by GitHub Classroom

  4. Pseudo-Noise-Sequence-to-Triangular-and-Sinusoidal-Wave-Converter Pseudo-Noise-Sequence-to-Triangular-and-Sinusoidal-Wave-Converter Public

  5. RISC-V-core RISC-V-core Public

    RV32IM with branch predictor design

    Verilog