Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fmax and latency on PicoRV32 #265

Open
SyedFahimuddinAlavi opened this issue Jul 2, 2024 · 1 comment
Open

Fmax and latency on PicoRV32 #265

SyedFahimuddinAlavi opened this issue Jul 2, 2024 · 1 comment

Comments

@SyedFahimuddinAlavi
Copy link

I have modified the Pico RISC-V core with crypto algorithms and want to get updated Fmax. Is there any way to calculate the latency introduced without running on FPGA using any example or test in simulation?
@KrystalDelusion
Copy link
Member

It may be out of date, but the fmax tables in the readme were apparently generated with the makefile in scripts/vivado/Makefile?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@KrystalDelusion @SyedFahimuddinAlavi