-
Notifications
You must be signed in to change notification settings - Fork 18
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Update Refinement Handling in Verilog Verification Target Generation #219
base: master
Are you sure you want to change the base?
Update Refinement Handling in Verilog Verification Target Generation #219
Conversation
Honestly speaking, I'm having issues with compiling it on Windows. The core issue is in the dependent repo: https://github.com/zhanghongce/vexpparser, where I have no way to have the compiler on windows find the header
I tried adding an option like |
Or perhaps terminate the Windows support.
|
Hi Hongce, I will take a look at this. As we have already terminated several other CIs (e.g. travis-related ones due to the university account's credit issue), I would try my best to keep the rest CIs on. |
Hi Hongce, Can you grant me access to the repo for pr, I'd like to make a few changes to the script to see if that works. |
This pull request introduces 1 alert when merging fb1c9d9 into 14b66e6 - view on LGTM.com new alerts:
|
This pull request introduces 1 alert when merging 4924f92 into 14b66e6 - view on LGTM.com new alerts:
|
… into refinement-upgrade
Work in progress, do not merge at this point!This pull request is to see if the test coverage is sufficient.